



P.O. BOX 265
OGDENSBURG, NY
U.S.A. 13669-0265

TEL: 888-670-8729 (USA & Canada) or +1-613-686-6675 (Intl)
FAX: 800-561-1970 (USA & Canada) or +1-613-686-6679 (Intl)


BOX 5120, LCD MERIVALE
OTTAWA, ONTARIO
CANADA K2C 3H5

info@avtechpulse.com - http://www.avtechpulse.com/

PERFORMANCE CHECKSHEET

Model: AVRQ-5-B-FPD-ATA3-AC03
Type: Common Mode Transient Immunity (CMTI) Test for Opto-Couplers
S.N.: 13432
Date: June 8, 2016

Minimum Rise Time Test, No DUT, Positive



a) Output Signal Amplitude: ± 1.5 kV

b) Rise Time (10%-90%): < 10 to > 50 ns



c) PRF: 1 Hz - 10 Hz

d) Jitter, Stability: OK

e) Prime Power: 100-240V AC, 50-60 Hz.

A daughterboard is installed in the ZIF socket, but no DUT or capacitance is installed on the daughterboard.


Minimum Rise Time Test, No DUT, Negative




Daughterboard installed in ZIF socket, in positive position

A daughterboard is installed in the ZIF socket, but no DUT or capacitance is installed on the daughterboard.


Positive Rise Time, capacitive load = 75 pF





Positive Rise Time, capacitive load = 150 pF



Positive Rise Time, capacitive load = 300 pF




Positive Rise Time, capacitive load = 600 pF




150 pF capacitor (orange) on daughterboard

Negative Rise Time, capacitive load = 75 pF




8 Jun 2016 10:23:14

Negative Rise Time, capacitive load = 150 pF




8 Jun 2016 10:22:18

Negative Rise Time, capacitive load = 300 pF




8 Jun 2016 10:21:34


Negative Rise Time, capacitive load = 600 pF



8 Jun 2016 10:20:45




Daughterboard installed in ZIF socket, in negative position




150 pF capacitor (orange) on daughterboard

VO3120 Test, 0 mA input, +1.5 kV pulse




Top = Logic output (with +32V supply). No glitch.
Bottom = high voltage pulse

VO3120 Test, 10 mA input, +1.5 kV pulse




Top = Logic output (with +32V supply). No glitch.
Bottom = high voltage pulse

VO3120 Test, 0 mA input, -1.5 kV pulse




Top = Logic output (with +32V supply). No glitch.
Bottom = high voltage pulse


VO3120 Test, 10 mA input, -1.5 kV pulse



Top = Logic output (with +32V supply). No glitch.
Bottom = high voltage pulse




Top side of daughterboard with VO3120 configured for 10 mA bias.




Bottom side of daughterboard with VO3120 configured for 10 mA bias.

HCPL-7721, 0V input, +1.5 kV, 150 pF added




Top = Logic output (with 0V input). Glitch.
Bottom = high voltage pulse

HCPL-7721, 5V input, +1.5 kV, 150 pF added




Top = Logic output (with +5V input). Glitch.
Bottom = high voltage pulse

HCPL-7721, 0V input, -1.5 kV, 150 pF added




Top = Logic output (with 0V input). Glitch.
Bottom = high voltage pulse


HCPL-7721, 5V input, -1.5 kV, 150 pF added



Top = Logic output (with +5V input). Glitch.
Bottom = high voltage pulse



Top side of daughterboard with HCPL-7721 configured for 5V bias.



Bottom side of daughterboard with HCPL-7721 configured for 5V bias.