



info@avtechpulse.com  
http://www.avtechpulse.com/


Tel: 888-670-8729 (USA & Canada) or +1-613-686-6675 (Intl)  
Fax: 800-561-1970 (USA & Canada) or +1-613-686-6679 (Intl)

BOX 5120, LCD MERIVALE  
OTTAWA, CANADA K2C3H5

PERFORMANCE CHECKSHEET

Model: AVRQ-4-B-ATA3-FPD-WDIP16A  
Type: Common Mode Transient Immunity (CMTI) Pulser for Opto-Coupler Tests  
S.N.: 13992  
Date: June 22, 2020

Minimum Rise Time Test, No DUT



a) Output Signal Amplitude: ±1 kV, ±1.5 kV

b) Rise Time (10%-90%): < 20 to > 500 ns


c) PRF: 1 Hz - 10 Hz

d) Jitter, Stability: OK


e) Prime Power: 100-240V AC, 50-60 Hz.

+1.5 kV, +1.0 kV, -1.0 kV, and -1.5 kV with minimum rise time setting

Maximum Rise Time Test, No DUT




+1.5 kV, +1.0 kV, -1.0 kV, and -1.5 kV with maximum rise time setting




WDIP16A daughterboard installed  
(with no DUT IC)

No DUT, +1.5 kV pulse, < 20 ns switching time




No DUT, +1.5 kV pulse, ~ 50 ns rise time




Top = HV out (stored - with signal disconnected before recording logic waveform)  
 Bottom = Logic out "A" of a standard PCB 267D daughterboard, VCC2 = +5V, using P6246 probe, and no DUT, R2 = 1 kΩ


No DUT, +1.5 kV pulse, ~ 100 ns rise time




No DUT, +1.5 kV pulse, ~ 250 ns rise time




No DUT, +1.5 kV pulse, ~ 500 ns rise time



No DUT, -1.5 kV pulse, < 20 ns switching time




No DUT, -1.5 kV pulse, ~ 50 ns rise time




Top = HV out (stored - with signal disconnected before recording logic waveform)  
 Bottom = Logic out "A" of a standard PCB 267D daughterboard, VCC2 = +5V, using P6246 probe, and no DUT, R2 = 1 kΩ


No DUT, -1.5 kV pulse, ~ 100 ns rise time




No DUT, -1.5 kV pulse, ~ 250 ns rise time




No DUT, -1.5 kV pulse, ~ 500 ns rise time



### HCPL-7721, 0V input, +1.5 kV, +5V VCC2




### HCPL-7721, +5V input, +1.5 kV, +5V VCC2





Top = high voltage pulse  
 Bottom = Logic output


### HCPL-7721, 0V input, -1.5 kV, +5V VCC2



### HCPL-7721, +5V input, -1.5 kV, +5V VCC2



Top side of daughterboard with HCPL-7721 configured for 5V bias.



Bottom side of daughterboard with HCPL-7721 configured for 5V bias.