



AVTECH ELECTROSYSTEMS LTD.

NANOSECOND WAVEFORM ELECTRONICS
SINCE 1975

□ P.O. BOX 265
OGDENSBURG, NY
U.S.A. 13669-0265
TEL: (315) 472-5270
FAX: (613) 226-2802

TEL: 1-800-265-6681
FAX: 1-800-561-1970

e-mail: info@avtechpulse.com
<http://www.avtechpulse.com>

□ P.O. BOX 5120 STN. F
OTTAWA, ONTARIO
CANADA K2C 3H4
TEL: (613) 226-5772
FAX: (613) 226-2802

INSTRUCTIONS

MODEL AVMN-3A-C PULSE GENERATOR

S.N.:

WARRANTY

Avtech Electrosystems Ltd. warrants products of its manufacture to be free from defects in material and workmanship under conditions of normal use. If, within one year after delivery to the original owner, and after prepaid return by the original owner, this Avtech product is found to be defective, Avtech shall at its option repair or replace said defective item. This warranty does not apply to units which have been disassembled, modified or subjected to conditions exceeding the applicable specifications or ratings. This warranty is the extent of the obligation assumed by Avtech with respect to this product and no other warranty or guarantee is either expressed or implied.

TECHNICAL SUPPORT

Phone: 613-226-5772 or 1-800-265-6681


Fax: 613-226-2802 or 1-800-561-1970

E-mail: info@avtechpulse.com

World Wide Web: <http://www.avtechpulse.com>

TABLE OF CONTENTS

WARRANTY.....	2
TABLE OF CONTENTS	3
FIG. 1: PULSE GENERATOR TEST ARRANGEMENT	4
GENERAL OPERATING INSTRUCTIONS	5
FIG. 2: FRONT PANEL CONTROLS	7
FRONT PANEL CONTROLS	8
FIG. 3: BACK PANEL CONTROLS	9
BACK PANEL CONTROLS	10
FIG. 4: SYSTEM BLOCK DIAGRAM (WITHOUT EA, EW, ED OPTIONS).....	11
FIG 5: SYSTEM BLOCK DIAGRAM (WITH EA, EW, ED OPTIONS)	12
SYSTEM DESCRIPTION AND REPAIR PROCEDURE.....	13
PERFORMANCE CHECK SHEET	14

FIG. 1: PULSE GENERATOR TEST ARRANGEMENT

GENERAL OPERATING INSTRUCTIONS

- 1) The bandwidth capability of components and instruments used to display the pulse generator output signal (attenuators, cables, connectors, etc.) should exceed 200 MHz and the pulse generator should be terminated in a 50 Ohm load.
- 2) The use of 40 dB attenuator at the sampling scope vertical input channel will insure a peak input signal to the sampling scope of less than one Volt.
- 3) The sync output channel provides a +0.5 V, 10 ns pulse. To avoid overdriving the TRIG input channel of some sampling scopes, a 20 dB attenuator should be placed at the input to the sampling scope trigger channel.
- 4) To obtain a stable output display the PRF and PRF FINE controls on the front panel should be set mid-range while the PRF range switch may be in either range. The front panel TRIG toggle switch should be in RANGE 3. The front panel TRIG toggle switch should be in the INT position. The front panel DELAY control and the scope triggering controls are then adjusted to obtain a stable output. It is recommended that the DELAY control first be set max counter clockwise and then turned clockwise until a stable display is obtained. The scope may then be used to set the desired PRF by rotating the PRF and PRF FINE controls and by means of the PRF range switch. The stability of the display on some sampling scopes is very sensitive to the trigger delay setting, particularly at high PRF (eg. 10 to 50 MHz). If necessary, consult your sample scope instructions manual for the proper triggering method.
- 5) The output pulse width is controlled by means of the front panel one turn PW control. The control should initially be set maximum clockwise and the pulse width adjusted using an oscilloscope.
- 6) The voltage pulse amplitude is controlled by means of the front panel one turn AMP control. The pulse width may change by several nanoseconds as the output amplitude is reduced from maximum to minimum. Therefore it is convenient to first set the desired amplitude and then set the desired pulse width. Rotation of the PW pot causes the position of the falling edge of the pulse to change.
- 7) Some properties of the output pulse may change as a function of the amplitude pot setting. For some demanding applications, it may be desirable to use a combination of external attenuators and the amplitude pot to achieve the desired output amplitude.


- 8) The rise time and overshoot are controlled by the back panel one turn TR pot. Clockwise rotation of the TR pot tends to decrease rise time and increase overshoot.
- 9) To DC offset the output pulse connect a DC power supply set to required DC offset value to the back panel terminals marked O.S. The maximum attainable DC offset voltage is ± 50 Volts.
- 10) An external clock may be used to control the output PRF of the AVMN unit by setting the front panel TRIG toggle switch in the EXT position and applying a 10 ns (or wider) TTL level pulse to the TRIG BNC connector input. The AVMN unit triggers on the rising edge of the input trigger pulse. For operation in this mode, the scope time base must also be triggered by the external clock rather than from the SYNC output. The AVMN unit triggers on the rising edge of the input trigger pulse.
- 11) The AVMN output pulse position or delay can be varied for up to 5 ns by means of the DELAY TP control. Rotating the TP control clockwise increases the delay. If the full 5 ns delay cannot be achieved then the input pulse width should be increased by a few nanoseconds. (option).
- 12) **WARNING:** Model AVMN-C may fail if triggered at a PRF greater than 50.0 MHz or if operated at a duty cycle exceeding 50%.
- 13) The Model AVMN-C pulse generator can withstand an infinite VSWR on the output port.
- 14) Dual Polarity Option (for units without the OT or EO options).

To invert the output of the AVMN unit, connect the AVX-3-T unit to the OUT port. An inverted pulse is then obtained at the OUT port of the AVX-3-T unit. To offset the inverted pulse, apply the required DC level to the DC terminal of the AVX-3-T unit.
- 15) The unit can be converted from 110 to 220V 50-60 Hz operation by adjusting the voltage selector card in the rear panel fused voltage selector-cable connector assembly.
- 16) For additional assistance:

Tel: (613) 226-5772

Fax: (613) 226-2802

FIG. 2: FRONT PANEL CONTROLS




FRONT PANEL CONTROLS

- (1) ON-OFF Switch. Applies basic prime power to all stages.
- (2) PRF Control. PRF RANGE, and PRF controls determine output PRF as follows:

	PRF MIN	PRF MAX
Range 1	10 kHz	50 kHz
Range 2	50 kHz	50 kHz
Range 3	185 kHz	50 kHz
Range 4	650 kHz	3.3 MHz
Range 5	3.3 MHz	13.3 MHz
Range 6	10 MHz	50 MHz

- (3) DELAY Control. Controls the relative delay between the reference output pulse provided at the SYNC output (4) and the main output (7). This delay is variable over the range of 0 to at least 100 ns.
- (4) SYNC Output. This output precedes the main output (7) and is used to trigger the sampling scope time base. The output is a 500 mV 10 ns (approx) pulse capable of driving a fifty Ohm load.
- (5) PW Control. A one turn control which varies the output pulse width.
- (6) AMP Control. A one turn control which varies the output pulse amplitude from 0 to max output to a fifty Ohm load.
- (7) OUT Connector. SMA connector provides output to a fifty Ohm load.
- (8) EXT-INT Control. With this toggle switch in the INT position, the PRF of the AVMN unit is controlled via an internal clock which in turn is controlled by the PRF controls. With the toggle switch in the EXT position, the AVMN unit requires a 10 ns (or wider) TTL level pulse applied at the TRIG input in order to trigger the output stages. In addition, in this mode, the scope time base must be triggered by the external trigger source.
- (9) TRIG Input. The external trigger signal is applied at this input when the EXT-INT toggle switch is in the EXT position.

FIG. 3: BACK PANEL CONTROLS



BACK PANEL CONTROLS

- (1) FUSED CONNECTOR, VOLTAGE SELECTOR. The detachable power cord is connected at this point. In addition, the removable cord is adjusted to select the desired input operating voltage. The unit also contains the main power fuse (0.5 A SB).
- (2) DC OFFSET Input. To DC offset the output pulse, connect a DC power supply set to the desired offset value to these terminals. The maximum allowable DC offset voltage is ± 50 Volts, 200 mA.
- 3) The rise time and overshoot are controlled by the one turn TR pot. Clockwise rotation of the TR pot tends to decrease rise time and increase overshoot
FIG. 6: SYSTEM BLOCK DIAGRAM (WITH EA, EW, ED OPTIONS)

FIG. 4: SYSTEM BLOCK DIAGRAM (WITHOUT EA, EW, ED OPTIONS)





FIG 5: SYSTEM BLOCK DIAGRAM (WITH EA, EW, ED OPTIONS)



SYSTEM DESCRIPTION AND REPAIR PROCEDURE

The AVMN-C consists of a pulse generator module (AVMN-PG), a clock module (AVMN-CL) and a power supply board which supplies +24 volts (600 mA max) to the pulse generator module. In the event that the unit malfunctions, remove the instrument cover by removing the four Phillips screws on the back panel of the unit. The top cover may then be slid off. Measure the voltage at the +24 V pin of the PG module. If this voltage is substantially less than +24 volts, unsolder the line connecting the power supply and PG modules and connect 50 ohm 10 W load to the PS output. The voltage across this load should be about +24 V DC. If this voltage is substantially less than 24 volts the PS module is defective and should be repaired or replaced. If the voltage across the resistor is near 24 volts, then the PG module should be replaced or repaired. The sealed PG module must be returned to Avtech for repair (or replacement). The clock module provides a 10 to 120 nsec TTL level trigger pulse at pin M to trigger the PG module and a 10 nsec 0.5 V sync pulse at pin S to trigger the sampling scope display device. The AVMN-PG triggers on the rising edge of the pulse provided by the M pin. The rising edge at pin S precedes the rising edge at pin M by 0 to 100 nsec depending on the DELAY control setting. With the INT-EXT switch in the EXT position, the clock module is disconnected from the PG module. The clock module is functioning properly if:

- a) 10 ns, or wider, outputs are observed at pins M and S.
- b) The PRF of the outputs can be varied over the range of 10 KHz to 50 MHz using the PRF, PRF FINE and PRF RANGE controls.
- c) The relative delay between the pin M and S outputs can be varied by at least 100 ns by the DELAY control.

The sealed clock module must be returned to Avtech for repair or replacement if the above conditions are not observed.

PERFORMANCE CHECK SHEET

Aug 20/98

Edition B

-OS

-D

-PN

d:\instructword\avmn\avmn-3a-6edb.doc