AVTECH ELECTROSYSTEMS LTD.

NANOSECOND WAVEFORM ELECTRONICS ENGINEERING - MANUFACTURING

P.O. BOX 265 OGDENSBURG NEW YORK 13669 (315) 472-5270 BOX 5120 STN. "F" OTTAWA, ONTARIO CANADA K2C 3H4 (613) 226-5772 TELEX 053-4591

INSTRUCTIONS


MODEL AVP-2S-C-PN PULSE GENERATOR

S.N.:

WARRANTY

Electrosystems Ltd. warrants products of Avtech its manufacture to be free from defects in material and workmanship under conditions of normal use. If, within one year after delivery to the original owner, and after prepaid return by the original owner, this Avtech product is found to be defective, Avtech shall at its option repair or replace said defective item. This warranty does not apply to units dissembled, modified or subjected to which have been conditions exceeding the applicable specifications or ratings. This warranty is the extent of the obligation or liability assumed by Avtech with respect to this product and no other warranty or guarantee is either expressed or implied.

PULSE GENERATOR TEST ARRANGEMENT




Notes:

- The bandwidth capability of components and instruments used to display the pulse generator output signal (attenuators, cables, connectors, etc.) should exceed 18 GHz.
- 2) The use of 20 db attenuator at the scope vertical input channel will insure a peak input signal to the scope of less than one volt.
- 3) The sync output channel provides a 500 mV 20 nsec wide pulse to fifty ohms. The sampling scope should be set to trigger on the positive edge of the sync pulse.
- 4) The desired output polarity is selected by means of the front panel POLARITY switch. With the FOLARITY switch in the P position, the negative output pulse generator is rendered inactive. Likewise, with the POLARITY switch in the N position, the positive pulse generator is rendered inactive.
- 5) To obtain a stable output display the PW and PRF controls on the front panel should be set mid range. The front panel TRIG toggle switch should be in the INT position. The DELAY controls and the scope triggering controls are then adjusted to obtain a stable output. The scope may then be used to set the desired PRF by rotating the PRF controls.
- 6) The output pulse widths for the positive and negative outputs are controlled by means of the front panel one turn PW P and PW N controls.
- 7) The output pulse amplitudes for the positive and negative outputs are controlled by means of the front panel one turn AMP P and AMP N controls. Some properties of the output pulse may change as a function of the amplitude pot setting. For some demanding applications, it may be desirable to use a combination of external attenuators and the amplitude pot to achieve the desired output amplitude.
- 8) To voltage control the output pulse width, remove the jumper wire between banana plugs A and B on the back panel and apply 0 to +10V to connector B ($R_{IN} \ge 10K$). (option).
- 9) To voltage control the output amplitude, remove the jumper wire between banana plugs A and B on the back panel and apply O to +10V to connector B ($R_{IN} > 10K$). (option).

- 10) For units with the OT or EO options, the output DC offset is variable from +5 to -5 volts by means of the front panel one turn OFFSET control. The offset control may be turned off by means of the rear panel ON-OFF OFFSET switch.
- 11) For units with the ED option, the output offset may be voltage controlled by removing the jumper wire between banana plugs A and B on the back panel and applying O to +10 volts to connector B ($R_{IN} > 10K$).
- 12) An external clock may be used to control the output PRF of the AVR unit by setting the front panel TRIG toggle switch in the EXT position and applying a 0.2 usec (approx.) TTL level pulse to the TRIG BNC connector input. For operation in this mode, the scope time base must also be triggered by the external clock rather than from the SYNC output.
- 13) The AVP-2S-C unit can be converted from 110 to 220V 50-60 Hz operation by adjusting the voltage selector card in the rear panel fused voltage selector-cable connector assembly.

FRONT PANEL CONTROLS




ON-OFF Switch. Applies basic prime power to all stages.

(2) <u>PRF Control</u>. Varies PRF from 1.0 KHz to 1.0 MHz as follows:

Range	1	1.0	KHz		8	KHz
Range	2	8	KHz	to	40	KHz
Range	3	40	KHz	to	200	KHz
Range	4	200	KHz	to	1.0	MHz

- (3) <u>DELAY Control</u>. Controls the relative delay between the reference output pulse provided at the SYNC output (4) the main outputs (5) and (6). This delay is variable over the range of 0 to about 150 nsec.
- (4) <u>SYNC Output</u>. This output precedes the main output (5) and (6) and is used to trigger the scope time base. The output is a 500 mV 20 nsec (approx.) pulse capable of driving a fifty ohm load. Set scope to trigger on positive edge.
- (5) <u>OUT N Connector</u>. SMA connector provides output to a fifty ohm load.
- (6) <u>OUT P Connector</u>. SMA connector provides output to a fifty ohm load.
- (7) <u>PW P Control</u>. A one turn control which varies the positive output pulse width.
- (8) <u>PW N Control</u>. A one turn control which varies the negative output pulse width.
- (9) <u>AMP P Control</u>. A one turn control which varies the positive output pulse amplitude.
- (10) <u>AMP N Control</u>. A one turn control which varies the negative output pulse amplitude.
- (11) <u>POLARITY Control</u>. With the switch in the P position, the negative output pulse generator is rendered inactive. With the switch in the N position, the positive output pulse generator is rendered inactive.
- (12) <u>EXT-INT Control</u>. With this toggle switch in the INT position, the PRF of the AVP unit is controlled via an internal clock which in turn is controlled by the PRF controls. With the toggle switch in the EXT position, the AVP unit requires a 0.2 usec TTL level pulse applied at the TRIG input in order to trigger the output stages. In addition, in this mode, the scope time base must be triggered by the external trigger source.
- (13) <u>TRIG Input</u>. The external trigger signal is applied at this input when the EXT-INT toggle switch is in the EXT position.


BACK PANEL CONTROLS




- (1) <u>FUSED CONNECTOR, VOLTAGE SELECTOR</u>. The detachable power cord is connected at this point. In addition, the removable cord is adjusted to select the desired input operating voltage. The unit also contains the main power fuse.
- (2) <u>DC OFFSET Input</u>. To DC offset the output pulse, connect a DC power supply set to the desired offset value to OS terminals. The maximum allowable DC offset voltage is ±50 volts, current ±100 mA.
- (3) MONITOR OUT M. Provides an attenuated (x10) coincident replica of the main positive output pulse to fifty ohms. (option).

BACK PANEL CONTROLS


(for units with EA, EW, EO options)



- (1) <u>FUSED CONNECTOR, VOLTAGE SELECTOR</u>. The detachable power cord is connected at this point. In addition, the removable cord is adjusted to select the desired input operating voltage. The unit also contains the main power fuse.
- (2) To voltage control the output DC offset on both P and N outputs, remove the jumper wire between banana plugs A and B on the P side and apply 0 to +10V to connector B $(R_{IN} \gg 10K)$. (ED option).
- (2A) Two position switch which turns output DC offset ON or OFF. (EO or OT options).
- (2B) With OFFSET ON-OFF switch in ON position, DC output offset potential appears at this terminal. (EO or OT options).
- (3) To voltage control the output pulse width, remove the jumper wire between banana plugs A and B and apply 0 to +10V to connector B ($R_{IN} \ge 10K$). (EW option).
- (4) To voltage control the output amplitude, remove the jumper wire between banana plugs A and B and apply 0 to +10V to connector B ($R_{IN} \gg 10K$). (EA option).
- (5) <u>MONITOR OUT M</u>. Provides an attenuated (x10) coincident replica of the main positive output pulse to fifty ohms. (option).




AVP-2S-PN-EA-EW-EO-C BLOCK DIAGRAM



SYSTEM BLOCK DIAGRAM

(POWER SUPPLY)



The AVP-25-PN-C consists of:

- a) AVP-2S-PG pulse generator modules (positive and negative)
- b) AVP-2S-CL clock module
- c) AVP-OT offset module (option)
- d) AVP-2S-PS -5.0 volt power supply module
- e) AVP-TRP rise time module
- f) AVP-TRN rise time module
- g) +24 and +15 volt power supply board

that the unit malfunctions, remove the In the event instrument cover by removing the four Phillips screws on the back of the unit. The top cover may then be slid off. Measure the voltage at the +15V pin of the PG module. If this voltage is substantially less than +15 volts, unsolder the line connecting the power supply and PG modules and connect 50 ohm 10 W load to the PS output. The voltage across this load should be about +15 V DC. If this voltage is substantially less than 15 volts the PS module is defective and should be repaired or replaced. If the voltage across the resistor is near 15 volts, then the PG module should be replaced or repaired. The sealed PG module must be returned to Avtech for repair (or replacement). The clock module provides a TTL level trigger pulse at pin 2 to trigger the PG module and a 20 nsec 500 mV sync pulse at pin 3 to trigger the sampling scope display device. The output at pin 3 precedes the output at pin 2 by almost 0 to 100 nsec depending on the DELAY control setting. With the INT-EXT switch in the EXT position, the clock module is disconnected from the PG module. The clock module is functioning properly if:

- a) TTL level and 20 nsec 500 mV outputs are observed at pins 2 and 3, respectively.
- b) The PRF of the outputs can be varied over the range of 1 KHz to 1 MHz using the PRF control.
- c) The relative delay between the pin 2 and 3 outputs can be varied by at least 500 nsec by the DELAY controls.

The sealed clock module must be returned to Avtech for repair or replacement if the above conditions are not observed.

Schoff

11.13.89

- EW	
- E A	
-OT	
-EO	
- M	
-05	

In a control of a first two on the participation contacts and the account of the entries of the entries into the test of the entries of the e

- F. T.T. D. D. AND Y. J. S. Shuri M.J. U.Sparse, Dev. D.S. Shuri M.J. U.Sparse, Dev. D.S. Shuri M.J. N. Shuri K. K. Dev. M.S. Shuri M.J. U.Sparse, Dev. D.Superse, 1996, 657 (2019).
- (9) The constraint of a the chain the constraint is satisfied with the property of a second by provident constraints.

te se superiori e la subsectiva de ser que per entre e subsectiva e se superiori e subsectiva e La subsectiva de se subsectiva persona a periori de subsectiva e sectiva de subsectiva e su