AVTECH ELECTROSYSTEMS LTD.

NANOSECOND WAVEFORM ELECTRONICS ENGINEERING - MANUFACTURING

P.O. BOX 265 OGDENSBURG NEW YORK 13669 (315) 472-5270 BOX 5120 STN. "F" OTTAWA, ONTARIO CANADA K2C 3H4 (613) 226.5772 TELEX 053.4591


INSTRUCTIONS


MODEL AVR-B1-C-PN-FC1 PULSE GENERATOR

S.N.:

WARRANTY


Avtech Electrosystems Ltd. warrants products of its manufacture to be free from defects in material and workmanship under conditions of normal use. If, within one year after delivery to the original owner, and after prepaid return by the original owner, this Avtech product is found to be defective, Avtech shall at its option repair or replace said defective item. This warranty does not apply to units which have been dissembled, modified or subjected to conditions exceeding applicable specifications or the ratings. This warranty is the extent of the obligation or liability assumed by Avtech with respect to this product and no other warranty or guarantee is either expressed or implied.





Notes:

- The bandwidth capability of components and instruments used to display the pulse generator output signal (attenuators, cables, connectors, etc.) should exceed 200 MHz.
- 2) The sync output channel provides TTL level signals. To avoid overdriving the TRIG input channel of some scopes, a 30 db attenuator should be placed at the input to the scope trigger channel.
- 3) To obtain a stable output display the PRF control on the front panel should be set mid-range while the PRF switch may be in either range. The front panel TRIG toggle switch should be in the INT position. The front panel DELAY controls and the scope triggering controls are then adjusted to obtain a stable output. The scope may then be used to set the desired PRF.
- 4) The output pulse width is controlled by means of the front panel one turn PW control.
- 5) The output pulse amplitude is controlled by means of the front panel one turn AMP control.
- 6) The output polarity is controlled by the back panel polarity switch.
- 7) The AVR-B1-TA module connects to the AVR mainframe via a 2 foot long miniature coaxial cable. The AVR-B1-TA module transforms the AVR mainframe output from 0 to 25 volts to 0 to 12.5 volts to load resistances in the range of 3 to 9 ohms (specifically designed for 6 ohm operation). The resistance load should be soldered between the OUT and GROUND terminals using lead lengths of less than 1.0 cm. Longer leads may cause pronounced ringing and overshoot. An AVR-B1-TB module with a BNC output connection is supplied for applications where the load can not be soldered. However, the AVR-B1-TB module will exhibit much higher ringing and overshoot than the TA module.




١

To mainframe

←

B) An external clock may be used to control the output PRF of the AVR unit by setting the front panel TRIG toggle switch in the EXT position and applying a 0.2 usec (approx) TTL level pulse to the TRIG BNC connector input. For operation in this mode, the scope time base must also be triggered by the external clock rather than from the SYNC output.

FRONT PANEL CONTROLS




۱

Fig. 2

ON-OFF Switch. Applies basic prime power to all stages.

- (2) <u>PRF Control</u>. With PRF RANGE switch in 1 position, PRF
 (3) control will vary PRF from 100 Hz to about 1.0 KHz. With PRF RANGE switch in 2 position, varies PRF from about 1.0 KHz to about 10 KHz. With the PRF RANGE switch in the 3 position, varies PRF from about 10 KHz to 100 KHz. The operating PRF should be set using a scope.
- (4) <u>DELAY Control</u>. Controls the relative delay between the reference output pulse provided at the SYNC output (6) and the main output (9). This delay is variable over the range of 0 to at least 500 nsec.
- (5) <u>DELAY FINE Control</u>. As delay control but five times less sensitive.
- (6) <u>SYNC Output</u>. This output precedes the main output (9) and is used to trigger the sampling scope time base. The output is a TTL level 100 nsec (approx) pulse capable of driving a fifty ohm load.
- (7) <u>PW Control</u>. A one turn control which varies the output pulse width.
- (8) <u>AMP Control</u>. A one turn control which varies the output pulse amplitude.
- (9) <u>OUT Connector</u>. SMA connectors provide output to AVR-B1-TA module.
- (10) <u>EXT-INT Control</u>. With this toggle switch in the INT position, the PRF of the AVR unit is controlled via an internal clock which in turn is controlled by the PRF controls. With the toggle switch in the EXT position, the AVR unit requires a 0.2 usec TTL level pulse applied at the TRIG input in order to trigger the output stages. In addition, in this mode, the scope time base must be triggered by the external trigger source.
- (11) <u>TRIG Input</u>. The external trigger signal is applied at this input when the EXT-INT toggle switch is in the EXT position.

BACK PANEL CONTROLS



١

Fig. 3

- (1) <u>FUSED CONNECTOR, VOLTAGE SELECTOR</u>. The detachable power cord is connected at this point. In addition, the removable cord is adjusted to select the desired input operating voltage. The unit also contains the main power fuse.
- (2) <u>POLARITY</u>. Two position switch sets polarity of output pulse.

SYSTEM BLOCK DIAGRAM




Fig. 4

SYSTEM DESCRIPTION AND REPAIR PROCEDURE

The AVR-B1-C consists of the following basic modules:

- 1) AVR-B1-PG pulse generator module
- 2) AVR-B1-CL clock module
- 3) +24V power supply board

The modules are interconnected as shown in Fig. 4. The clock module controls the output PRF and the relative delay between the main output and the SYNC outputs. The PW pulse generator module generate the output pulse.

In the event of an instrument malfunction, it is most likely that some of the output switching elements (SL6) may have failed due to an output short circuit condition or to a high duty cycle condition. The switching elements may be accessed by removing the cover plate on the bottom side of the instrument. NOTE: First turn off the prime power. The elements may be removed from their sockets by means of a needle nosed pliers. The SL6 is a selected VMOS power transistor in a TO 220 package and may be checked on a curve tracer. If defective, replacement units should be ordered directly from Avtech. When replacing the SL6 switching elements, take care to insure that the short lead (of the three leads) is adjacent to the black dot on the chassis. If the switching elements are not defective, then the four Phillips screws on the back panel should be removed. The top cover may then be slid off and operation of the clock and power supply modules should be checked. The clock module is functioning properly if:

- a) 0.1 usec TTL level outputs are observed at pins 2 and 3.
- b) The PRF of the outputs can be varied over the range of 0.1 KHz to 0.1 MHz using the PRF, PRF FINE and PRF RANGE controls.
- c) The relative delay between the pin 2 and 3 outputs can be varied by at least 500 nsec by the DELAY controls.

The sealed clock module must be returned to Avtech for repair or replacement if the above conditions are not observed. The power supply board generates +24V DC to power the other modules. If the voltage is less than +24V, turn off the prime power and unsolder the lead from the 7824 regulator chip on the power supply board. Solder a 100 ohm 5 watt resistor to the 7824 output to ground and turn on the prime power. A voltage of +24 volts should be read. If the voltage is less then the power supply board is defective and should be repaired or replaced.

Schroff 10.24.85

SERIED STREET PROFILE STREETS AND AN INCOME OF SE INVESTIG

- AVR-81-PG pulse demonstor multiple
 - e-bolippin stars for talle bit-9VAr inte
 - Senserup red granze milliong APAS'm d'S

The manyles and former and the united of the relative to the light and the sorth of the united for any the relative dalay stated the main during and the "ML starts" The PR WLEY densitor codule avenends the out of orthoge

In the evolution and instrument and institutions of is model likely that some of the subtrance evolution estimates when an average duly evels institutes. The evolution of the products of the accessed by removing the cover shalls on the bracks stide of the instrument. NUTE: First turn of the products of the elements have to removed from their workship to the result of anothe transitions in the second strenges of a statements have to removed from their workship to the readle threads the strenges of the product of the statements have to removed from the second share raw from a statements have to removed from the second share raw from the second strenges in a second of the second transforments the second strenges and use be charted of the strengthy from Avtech, when replacing the shart trad to the directly from the second to the black dot on the haves a thread second of the book panel that the shart trad to the the second of the book panel should be removed the four thillings screek on the book panel should be removed the top cover new come be all on the book panel should be removed the top cover new cover be all on the book panel should be removed the top cover new cover be all on the book panel should be removed the top cover new cover be all on the book panel should be removed the top cover new cover be all on the book panel should be removed the top cover new cover be all on the book panel should be removed the top cover new cover be all on the book panel should be removed the top cover new cover be all on the should be removed the top

- us bas i anno is bronsens ene adus na israi di seen inter (a
- b) the Bit of She children children in Ver -1 dver the range of build be be one MHz rearing rine had , fish FIME and the RANGE concerning.
- c) The relative detray between the proof and contracts can be varied to at chast for over on case between the relative to the relative to the second seco

The sected clore module and be returned to A set to recall or replectement, the clove conditions are not also at the modules. If the college is two that the tower did dher prime cover and creates in read that the clore is the prime cover and creates in read that the clore is a the entry of the nodes application for a long that the read is a set of the read of the set of the set of the read of the read of the set of the set of the read of the read of the set of the set of the read of the read of the set of the set. It the read of the read of the read of the set of the set of the read of the read of the read of the set of the set of the read of the read of the read of the set of the set of the read of the read of the read of the set of the set of the set of the read of the read of the read of the set of the set of the set of the read of the read of the read of the set of the set of the set of the read of the read of the read of the set of the se