

AVTECH ELECTROSYSTEMS LTD.

NANOSECOND WAVEFORM ELECTRONICS

P.O. BOX 265
OGDENSBURG, NY
U.S.A. 13669-0265
TEL: (315) 472-5270
FAX: (613) 226-2802

BOX 5120 STN. F OTTAWA, ONTARIO CANADA K2C 3H4 TEL: (613) 226-5772 FAX: (613) 226-2802

INSTRUCTIONS


MODEL AVR-B3-W-C PULSE GENERATOR

S.N.:

WARRANTY

Avtech Electrosystems Ltd. warrants products of its free from defects in material and manufacture to be workmanship under conditions of normal use. If, within one year after delivery to the original owner, and after prepaid return by the original owner, this Avtech product is found to be defective, Avtech shall at its option repair or replace said defective item. This warranty does not apply to units which have been dissembled, modified or subjected to applicable specifications or exceeding the conditions ratings. This warranty is the extent of the obligation or liability assumed by Avtech with respect to this product and no other warranty or guarantee is either expressed or implied. Fig. ľ

PULSE GENERATOR TEST ARRANGEMENT




Notes:

- The bandwidth capability of components and instruments used to display the pulse generator output signal (attenuators, cables, connectors, etc.) should exceed 100 MHz.
- 2) The use of 60 db attenuator at the scope vertical input channel will insure a peak input signal to the scope of less than one volt (necessary only if sampling scope used). If a high impedance real time scope is used, the pulse generator should be terminated using a shunt 50 ohm resistor.
- 3) The sync output channel provides TTL level signals. To avoid overdriving the TRIG input channel of some scopes, a 30 db attenuator should be placed at the input to the scope trigger channel. The SYNC output precedes the main output when the front panel LEAD-LAG switch is in the LEAD position. The SYNC output lags the main output when the switch is in the LAG position.
- 4) To obtain a stable output display the PW and PRF controls on the front panel should be set mid range. The front panel TRIG toggle switch should be in the INT position. The DELAY controls and the scope triggering controls are then adjusted to obtain a stable output. The scope may then be used to set the desired PRF by rotating the PRF controls.
- 5) The output pulse width is controlled by means of the front panel PW control. Note that due to the digital nature of the EW option, some pulse width jitter may be observed at certain settings of the PW pot. This jitter may be removed by setting the rear panel PW LOCK switch in the ON position. When in the ON position, the pulse becomes frozen and will not change (as the PW pot is adjusted) until the switch is placed in the OFF position.
- 6) To voltage control the output pulse width, set the rear panel switch in the EXT position and apply 0 to +10V between terminal A and ground ($R_{IN} \ge 10K$). (option).
- 7) The output pulse amplitude is controlled by means of the front panel one turn AMP control. To voltage control the output, set the rear panel switch in the EXT position and apply 0 to +10 volts between terminal A and ground ($R_{IN} \ge 10K$). (option).
- 8) An external clock may be used to control the output PRF of the AVR unit by setting the front panel TRIG toggle switch in the EXT position and applying a 0.2 usec (approx.) TTL level pulse to the TRIG BNC connector

input. For operation in this mode, the scope time base must also be triggered by the external clock rather than from the SYNC output.

- 9) The AVR features an output impedance of the order of several ohms (rather than 50 ohms). The following consequences of this feature should be noted:
 - a) When used to switch some semiconductor devices (eg. bipolar and VMOS power transistors), the AVR unit will yield much faster switching times than those provided by 50 ohm pulse generators.
 - b) The AVR unit will safely operate in to load impedances in the range of 50 ohms to an open circuit. However, the fall time may degrade for load impedances higher than fifty ohms.
 - c) The AVR unit may be effectively converted to a fifty ohm output impedance generator by placing a fifty ohm 1/2 watt carbon composition resistor in series with the output of the unit and the load. The maximum available load voltage will then decrease to 50 volts (from 100 volts).
 - d) The output switching elements may fail if the unit is inadvertently operated into a short circuit. The switching elements are easily replaced in the field following the procedure outlined in the REPAIR Section.
- 10) with a serial number higher than 5600 are Units protected by an automatic overload protective circuit which controls the front panel overload light. If the unit is overloaded (by operating at an exceedingly high duty cycle or by operating into a short circuit), the protective circuit will turn the output of the instrument OFF and turn the indicator light ON. The light will stay ON (i.e. output OFF) for about 5 seconds after which the instrument will attempt to turn ON (i.e. for about 1 second. If the overload light OFF) condition persists, the instrument will turn OFF again (i.e. light ON) for another 5 seconds. If the overload condition has been removed, the instrument will turn on and resume normal operation. Overload conditions may be removed by:
 - 1) Reducing PRF (i.e. switch to a lower range)
 - 2) Reducing pulse width (i.e. switch to a lower range)
 - 3) Removing output load short circuit (if any)

- 11) The unit can be converted from 110 to 220V 50-60 Hz operation by adjusting the voltage selector card in the rear panel fused voltage selector-cable connector assembly.
- 12) For additional assistance, call (613) 226-5772 or Fax (613) 226-2802.




(1) ON-OFF Switch. Applies basic prime power to all stages.

(2) PRF Control. Varies PRF from 10 Hz to 5 kHz as follows:

Range	1	5	Hz	to	50	Hz
Range	2	50	Hz	to	0.5	kHz
Range	3	0.5	kHz	to	5	kHz


- (3) <u>DELAY Control</u>. Controls the relative delay between the reference output pulse provided at the TRIG output (4) the main output (5). This delay is variable over the range of 0 to about 0.5 us (RANGE 1) and 0.5 to 5.0 us (RANGE 2). The TRIG output precedes the main output when the ADVANCE-DELAY switch is in the ADVANCE position and lags when the switch is in the DELAY position.
- (4) <u>TRIG Output</u>. This output is used to trigger the scope time base. The output is a TTL level 100 ns (approx.) pulse capable of driving a fifty ohm load.
- (5) <u>OUT Connector</u>. BNC connector provides output to a fifty ohm load.
- (6) <u>PW Control</u>. A one turn control which varies the output pulse width from 100 ns to 5 us.
- (7) <u>AMP Control</u>. A one turn control which varies the output pulse amplitude from 0 to 100V to a fifty ohm load.
- (8) <u>EXT-INT Control</u>. With this toggle switch in the INT position, the PRF of the AVR unit is controlled via an internal clock which in turn is controlled by the PRF controls. With the toggle switch in the EXT position, the AVR unit requires a 0.2 usec TTL level pulse applied at the TRIG input in order to trigger the output stages. In addition, in this mode, the scope time base must be triggered by the external trigger source.
- with a serial number higher than 5600 are (9) Units protected by an automatic overload protective circuit which controls the front panel overload light. If the unit is overloaded (by operating at an exceedingly high duty cycle or by operating into a short circuit), the the output of the turn protective circuit will instrument OFF and turn the indicator light ON. The light will stay ON (i.e. output OFF) for about 5 seconds after which the instrument will attempt to turn ON (i.e. light OFF) for about 1 second. If the overload condition persists, the instrument will turn OFF again (i.e. light ON) for another 5 seconds. If the overload condition has been removed, the instrument will turn on and resume normal operation. Overload conditions may be removed by:
 - 1) Reducing PRF (i.e. switch to a lower range)
 - 2) Reducing pulse width (i.e. switch to a lower range)
 - 3) Removing output load short circuit (if any)



.

Fig. 3

- (1) FUSED CONNECTOR, VOLTAGE SELECTOR. The detachable power cord is connected at this point. In addition, the removable cord is adjusted to select the desired input operating voltage. The unit also contains the main power fuse (0.25 A SB).
- (2) <u>1.0 A SB</u>. Fuse which protects the output stage if the output duty cycle rating is exceeded.
- (3) <u>EA</u>. To voltage control the output amplitude, set the switch in the EXT position and apply 0 to +10 volts between terminal A and ground ($R_{ZN} > 10K$). (option).
- (4) <u>EW</u>. To voltage control the output pulse width, set the switch in the EXT position and apply 0 to +10 volts between terminal A and ground ($R_{IN} > 10K$). (option).
- (5) <u>PW Lock</u>. Due to the digital nature of the EW option, some pulse width jitter may be observed at certain settings of the PW pot. This jitter may be removed by setting the rear panel PW LOCK switch in the ON position. When in the ON position, the pulse becomes frozen and will not change (as the PW pot is adjusted) until the switch is placed in the OFF position.



SYSTEM DESCRIPTION AND REPAIR PROCEDURE

The AVR-B3-C consists of the following basic modules:

- 1) AVR-B3-PG pulse generator module
- 2) AVR-B3-CL clock module
- 3) +24V power supply board
- 4) AVR-OL overload module

The modules are interconnected as shown in Fig. 4.

The clock module controls the output PRF and the relative delay between the main output and the SYNC outputs. The PG pulse generator module generates the output pulse. In the event of an instrument malfunction, it is most likely that the rear panel 1.0A SB fuse or some of the output switching (SL5T) may have failed due to an output short elements circuit condition or to a high duty cycle condition. The switching elements may be accessed by removing the cover plate on the bottom side of the instrument. NOTE: First turn off the prime power. The elements may be removed from their sockets by means of a needle nosed pliers. The SL5T is a selected VMOS power transistor in a TO 220 packages and may be checked on a curve tracer. If defective, replacement units should be ordered directly from Avtech. When replacing the SL5T switching elements, take care to insure that the short lead (of the three leads) is adjacent to the black dot on the chassis. If the switching elements are not defective, then the four Phillips screws on the back panel should be The top cover may then be slid off and operation of removed. the clock and power supply modules should be checked. The clock module is functioning properly if:

- a) 0.1 us TTL level outputs are observed at pins 2 and 3.
- b) The PRF of the outputs can be varied over the range of 5 Hz to 5 kHz using the PRF and PRF FINE controls.
- c) The relative delay between the pin 2 and 3 outputs can be varied by at least 500 ns by the DELAY controls.

The sealed clock module must be returned to Avtech for repair or replacement if the above conditions are not observed. The power supply board generates +24V DC to power the other modules. If the voltage is less than +24V, turn off the prime power and unsolder the lead from the 7824 regulator chip on the power supply board. Solder a 100 ohm 5 watt resistor to the 7824 output to ground and turn on the prime power. A voltage of +24 volts should be read. If the voltage is less then the power supply board is defective and should be repaired or replaced.

03.09.93 Edition E

리구의 감정 바람이 나는 가지 않아. 신인지, 위험은 영화, 문화다 바람이 있는 것이 같은 것이 많은 것이 많은 것이 많은 것이 없다.

the Ave Evel' coessets on The Following to board, modeles

- Subdom widomento estudi en la Segura de
 - N ADER FERRER CLUEL WORLD

•

- Enternal Vulnimites' residuals (VAC-4)
 - Studion Institution (1-90) in

The number of a set of the comparison as shown in Fig. 4.

determine and the controls the output PSF and the relative determines the main subset and the SAM undates havin pulse generator module growthes the relative pulse, to the event of an instrument mationscion, it is much trively that the events SLUTD as have tarted due to an output short entries condition on the state due to an output short growth of the remeat an issue duity evels condition. Its generate the remeat as the due to an output short during condition of the state due to an output short plate on the following the excessed by remeating the cover plate of the order of a needle research while the trive for state of the order of the statement. While the cover is a societ, by means of meetle result of the tarted for classhod on a needle transition of the detective real scale of the societ, by means of meetle result of the tarte is a detected the order of the statement. When real societ is the tarte the tartester of the detective real scale is a detected the order of the state of the order of the tarte is the tartester of the state of the state of the tartester is the tartester of the state of the state of the tartester is the tartester of the state of the state of the tartester is the tartester of the state of the state of the tartester is the tartester of the state of the state of the is the tartester of the state of the state of the tartester is the tartester of the state of the tartester of the is the tartester of the state of the tartester of the is the tartester of the state of the tartester of the is the tartester of the tartester of the state of the is the tartester of the tartester of the tartester of the is the tartester of the tartester of the tartester of the is the tartester

- [3] d. i.e. Tit (quer includes and observed at mins 2 and 3. () (be PRF at the consule can be veried over the rende of 5.
- ed on a shud of a main in the set mean to a state of the set in

The sealed clock bounds which be a horned to notech thr repair is call thement of the object conditions and not obedired. The new through above conditions are not obedired. The anotect of the voltage is less then solve, turn on the moment of the voltage is less then solve, turn of the action of the isotic object of the test of the voltage is a condition of the test of the test of the moment of the sector object of the test of the rest of the sector of the test of the rest of the test of the power test of the rest of the test of the power beaution of the rest of the test of the power beautions of the rest of the test of the power beaution of the rest of the test of the test of the rest of the test of the test of the rest of the test of the test of the rest of the test of the test of the

-EN