AVTECH ELECTROSYSTEMS LTD.

NANOSECOND WAVEFORM ELECTRONICS ENGINEERING - MANUFACTURING

> BOX 5120, STN. "F" OTTAWA, ONTARIO CANADA K2C 3H4 TEL: (613) 226-5772 FAX: (613) 226-2802 TELEX: 053-4591

P.O. BOX 265 OGDENSBURG NEW YORK 13669 (315) 472-5270

1

INSTRUCTIONS

MODEL AVR-B4-C PULSE GENERATOR

S.N.:

WARRANTY

Avtech Electrosystems Ltd. warrants products of its manufacture to be free from defects in material and workmanship under conditions of normal use. If, within one year after delivery to the original owner, and after prepaid return by the original owner, this Avtech product is found to be defective, Avtech shall at its option repair or replace said defective item. This warranty does not apply to units which have been dissembled, modified or subjected to conditions exceeding the applicable specifications or ratings. This warranty is the extent of the obligation or liability assumed by Avtech with respect to this product and no other warranty or guarantee is either expressed or implied. Fig. l

PULSE GENERATOR TEST ARRANGEMENT



۵

\$

- The bandwidth capability of components and instruments used to display the pulse generator output signal (attenuators, cables, connectors, etc.) should exceed 200 MHz.
- 2) The use of 60 db attenuator at the scope vertical input channel will insure a peak input signal to the scope of less than one volt (necessary only if sampling scope used). If a high impedance real time scope is used, the pulse generator should be terminated using a shunt 50 ohm resistor.
- 3) The sync output channel provides TTL level signals. To avoid overdriving the TRIG input channel of some scopes, a 30 db attenuator should be placed at the input to the scope trigger channel.
- 4) To obtain a stable output display the PW and PRF controls on the front panel should be set maximum counter-clockwise while the front panel PRF RANGE switch may be in either range. The front panel TRIG toggle switch should be in the INT position. The DELAY controls and the scope triggering controls are then adjusted to obtain a stable output. The scope may then be used to set the desired PRF by rotating the PRF control and by means of the PRF RANGE switch.
- 5) The output pulse width is controlled by means of the front panel one turn PW control. The control should initially be set maximum counter-clockwise and the pulse width adjusted using an oscilloscope.
- 6) The output pulse amplitude is controlled by means of the front panel one turn AMP control.
- 7) To voltage control the output pulse width, set the rear panel switch in the EXT position and apply 0 to +10V between A terminal and ground ($R_{IN} \ge 10K$). (option).
- 8) To voltage control the output amplitude, set the rear panel switch in the EXT position and apply 0 to +10V between A terminal and ground ($R_{IN} \ge 10K$). (option).
- 7) To DC offset the output pulse connect a DC power supply set to required DC offset value to the back panel terminals marked O.S. The maximum attainable DC offset voltage is ±50 volts (100 mA max).
- 10) An external clock may be used to control the output PRF of the AVR unit by setting the front panel TRIG toggle switch in the EXT position and applying a 0.2 usec (approx.) TTL level pulse to the TRIG BNC connector input. For operation in this mode, the scope time base must also be triggered by the external clock rather than from the SYNC output.

FRONT PANEL CONTROLS



Fig. 2

ON-DEF Switch. Applies basic prime power to all stages.

- (2) <u>PRF Control</u>. With the PRF range switch in 1 position, (3) PRF control will vary PRF from 0.10 KHz to about 1.0 KHz. With the PRF RANGE switch in 2 position, varies PRF from about 1.0 KHz to about 10 KHz. With the PRF RANGE switch in the 3 position, varies PRF from about 10 KHz to 100 KHz. The operating PRF should be set using a scope.
- (4) <u>DELAY Control</u>. Controls the relative delay between the reference output pulse provided at the SYNC output (6) the main output (7). This delay is variable over the range of 0 to at least 500 nsec.
- (5) <u>DELAY FINE</u>. As DELAY (4) but about 5 times less sensitive.
- (6) <u>SYNC Output</u>. This output precedes the main output (7) and is used to trigger the scope time base. The output is a TTL level 100 nsec (approx.) pulse capable of driving a fifty ohm load. The relative delay between the SYNC output and the main output is variable from O to 500 nsec using the DELAY controls.
- (7) <u>OUT Connector</u>. BNC connector provides output to a fifty ohm load.
- (8) <u>PW Control</u>. A one turn control which varies the output pulse width.
- (7) <u>AMP Control</u>. A one turn control which varies the output pulse amplitude.
- (10) <u>EXT-INT Control</u>. With this toggle switch in the INT position, the PRF of the AVR unit is controlled via an internal clock which in turn is controlled by the PRF and PRF FINE controls. With the toggle switch in the EXT position, the AVR unit requires a 0.2 usec TTL level pulse applied at the TRIG input in order to trigger the output stages. In addition, in this mode, the scope time base must be triggered by the external trigger source.
- (11) <u>TRIG Input</u>. The external trigger signal is applied at this input when the EXT-INT toggle switch is in the EXT position.

Fig. 3

BACK PANEL CONTROLS

•

(FOR UNLES WITERU



- (1) <u>FUSED CONNECTOR, VOLTAGE SELECTOR</u>. The detachable power cord is connected at this point. In addition, the removable cord is adjusted to select the desired input operating voltage. The unit also contains the main power fuse.
- (2) To voltage control the output pulse width, set the rear panel switch in the EXT position and apply 0 to +10V between A terminal and ground ($R_{IN} \gg 10K$). (option).
- (3) To voltage control the output amplitude, set the rear panel switch in the EXT position and apply 0 to +10V between A terminal and ground ($R_{IN} \gg 10K$). (option).
- (4) <u>0.5A SB</u>. This fuse limits the DC prime power supplied to the output stage and will blow in the case of severe overloading.
- (5) OS. To DC offset the output pulse connect a DC power supply set to required DC offset value to the OS terminals. The maximum attainable DC offset voltage is ±50 volts (100 mA max).

SYSTEM BLOCK DIAGRAM

E 20 OPTOMS



The AVR-B4-C consists of the following basic modules:

- 1) AVR-B4-PG pulse generator module
- 2) AVR-B4-CL clock module
- 3) +24V power supply board

The modules are interconnected as shown in Fig. 4. The clock module controls the output PRF and the relative delay between the main output and the SYNC outputs. The PW pulse generator modules generate the output pulse. In the event of an instrument malfunction, it is most likely that the rear panel 0.5A SB fuse may have failed due to an output short circuit condition or to a high duty cycle condition.

- a) 0.1 usec TTL level outputs are observed at pins 2 and 3.
- b) The PRF of the outputs can be varied over the range of 0.1 KHz to 100 KHz using the PRF & PRF FINE and PRF RANGE controls.
- c) The relative delay between the pin 2 and 3 outputs can be varied by at least 500 nsec by the DELAY controls.

The sealed clock module must be returned to Avtech for repair or replacement if the above conditions are not observed. The power supply board generates +24V DC to power the other modules. If the voltage is less than +24V, turn off the prime power and unsolder the lead from the 7824 regulator chip on the power supply board. Solder a 100 ohm 5 watt resistor to the 7824 output to ground and turn on the prime power. A voltage of +24 volts should be read. If the voltage is less then the power supply board is defective and should be repaired or replaced.

Schroft	08.28.89
-EW	Habit Court - M
- E P	a secol at loss of the loss

-05

22400 - CUUPER AL PEUN ARA (PULA) 이 이런 것이 이 같았다.

· 1 · ·

he all reads caparels an the furning past's modules.

Avic During Dougs Language warning 1 Avic During Start anomaly

(a control of the concerns as shown in Eq. 4. The clock course constrols the control Her and the referive delay televated as for example and the ask belogies. The HM pulse generator method generate the output julies. In the event of an inclure generate the output julies. In the event of an incluring in a set trong if is react in the the react paret inclusion as here fatted her to an uniput short creduct construction. In the constitute the tractor.

- (b) to more fills beyon defiguets are abled when at pine 2 and 2, by interplate the outputs can be varied over the runge of d.1 For to 100 Fills using the PRF 5 PMF Fills and FRF KaWBE controls.
- c) The relativity defay between the pin 2 and 5 outputs cen by Varied by at least 200 near by the FELAY controls.

The wested clock module cust be returned to evtect for tensor or topicsment if the above conditions are not buserved. The pewer supply board generates to the clove to power the office addites. It the valtace to tess that t24V, turn off toe prime power and unsolver the load trom the Vd24 regulator clob on the power supply close to folder a top office and resistor to the 2824 refer to ground and turn of the prime resistor to the 2824 refer to ground and turn on the prime close to the close on the second to be read. If the resistor to the 2824 refer to ground and turn on the prime resistor to the second the power supply board to determine and the results are true to the power supply board to determine and refer to the second of the power supply board to determine and the results of the the power supply board to determine and