## AVTECH ELECTROSYSTEMS LTD.

NANOSECOND WAVEFORM ELECTRONICS ENGINEERING - MANUFACTURING
P.O. BOX 265 OGDENSBURG NEW YORK 13669 (315) 472-5270

- i

BOX 5120. STN. "F" OTTAWA. ONTARIO CANADA K2C 3 H 4 TEL: (613) 226-5772 FAX: (613) 226-2802

## INSTRUCTIONS

## MODEL AVR-E2-C PLLSE GENERATDR

## WAFRANTY

Avtech Electrosystems Ltd. warrants products of its manufacture to be free from defects in material and workmanship under conditions of normal use. If, within one year after delivery to the original owner, and after prepaid return by the original owner, this Avtech product is found to be defective, Avtech shall at its option repair or replace said defective item. This warranty does not apply to units which have been dissembled, modified or subjected to conditions exceeding the applicable specifications or ratings. This warranty is the extent of the obligation or liability assumed by Avtech with respect to this product and no other warranty or quarantee is either expressed or implied.

Fig. 1 PULSE GENERATOR TEST ARRANGEMENT


1) The bandwidth capability of components and instruments used to display the pulse generator output signal (atteruators, cables; connectors, etc.) should exceed 2 GHz .
2) The use of 50 db attenuator at the scope vertical input channel will insure a peak input signal to the scope of less than one valt (necessary only if sampling scope used). If a high impedance real time scope is used, the phise generator should be terminated using a shunt 50 ohm resistor.
3) The sync output channel provides TTL level signals. To avoid overdriving the TFIG input channel of some scopes, a 30 db attenuator should be placed at the input to the scope trigger chanmel. The SYNC output precedes the main output when the front panel LEAD-LAG switch is in the LEAD position. The SYNC output lags the main output when the switch is in the LAG position.
4) To obtain a stable output display the FW and FRF contrals on the front panel should be set mid range. The front panel TFIG toggle switch should be in the INT position. The DELAY contrals and the scope triggering controls are then adjusted to obtain a stable output. The scope may then be used to set the desired FRF by rotating the FFiF controls.
5) The output pulse width is controlled by means of the front panel one turn PW control.

5A) EW option: To voltage control the pulse width, set the rear panel switch in the EXT position and apply o to +10 valts between terminal $A$ and ground ( $\mathrm{Fin}_{\mathrm{in}} \mathrm{y}$ 10k). (option).

5B) EWD option: To digitally control the output pulse width (in 256 increments) set the rear panel switch in the EXT position and apply a parallel TTL control to FiNS 1 to 8 (FIN $1=L S B, F I N B=M S E$ ) to the rear panel D connector.

5C) FW LOCK: Nate that due to the digital nature of the EW option, some pulse width jitter may be observed at certain settings of the FW pot. This jitter may be Femoved by setting the rear panel FW LOCk switch in the ON position. When in the ON position, the pulse becomes frozen and will not change (as the FW pot is adjusted) until the switch is placed in the $\quad$ aFF position.
6) The output pulse amplitude is contralled by means of the front panel one turn AMF contral.

6A) EA option: To voltage control the output, set the rear panel switch in the EXT position and apply o to +10 volts between terminal $A$ and ground (Rin $>$ 1OK). (option).

6B) EAD option: To digitally control the output amplitude (in 256 increments) set the rear panel switch in the EXT position and apply a parallel TTL control to FINS 9 to 16 (FIN $9=$ LSB, FIN $16=$ MSB) to the rear panel $D$ connector.
7) An external clock may be used to control the output PRF of the AVR unit by setting the front panel TRIG toggle switch in the EXT position and applying a 0.2 usec (approx.) TTL level pulse to the TRIG BNC connector input. For operation in this mode, the scope time base must also be triggered by the external clock father than from the SYNC output.
8) For units with the DT offset option, the output DC offset level is varied from -5 to $+5 V$ (to 50 ohm) by the front panel OFFSET one turn control. The DC offset may be turned off using the rear panel os ON-GFF toggle switch. (OT option).
9) AVR units with a serial number higher than 5600 are protected by an automatic overload protective circuit which controls the front panel overload light. If the unit is overloaded (by operating at an exceedingly high duty cycle or by operating into a short circuit), the protective circuit will turn the output of the instrument GFF and turn the indicator light ON. The light will stay $O N$ (i.e. output DFF) for about 5 seconds after which the instrument will attempt to turn $O N$ (i.e. light OFF) for about 1 second. If the overload condition persists, the instrument will turn oFF again (i.e. light ON) for another 5 seconds. If the overload condition has been removed, the instrument will turn on and resume normal operation. Overload conditions may be removed by:

1) Reducing PRF (i.e. switch to a lower range)
2) Feducing pulse width (i.e. switch to a lower range)
3) Removing output load short circuit (if any)
4) The unit can be converted from 110 to $220 \mathrm{~V} 50-60 \mathrm{~Hz}$ operation by adjusting the voltage selector card in the rear panel fused voltage selector-cable connector assembly.
5) For additional assistance, call (b13) 226-5772 or Fax (613) 226-2802.

Fig. 2
FRONT PANEL CONTROLS

(1) ON-OFF Switch. Applies basic prime power to all stages.
(2) PRF Control. Varies PRF as follows:

MIN

| Range 1 | 50 Hz | 500 Hz |  |
| :--- | :--- | :--- | :--- |
| Range 2 | 500 Hz | 5 | KHz |
| Range 3 | 5 | kHz | 50 KHz |

The operating FRF should be set using a scope.
(3) DELAY Control. Contrals the relative delay between the reference output pulse provided at the TRIG output (4) the main output (5). This delay is variable over the range of 0 to about 1.0 usec. The TFIG output precedes the main output when the LEAD-LAG switch is in the LEAD position and lags when the switch is in the LAG position.
(4) TRIG Dutput. This output is used to trigger the scope time base. The output is a TTL level 100 nsec (approx.) pulse capable of driving a fifty ohm load.
(5) DUT Connector. SMA connector provides output to a fifty ohm load.
(6) FW Control. A one turn control which varies the output pulse width.
(7) AMP Control. A one turn control which varies the output pulse amplitude to a fifty ohm load.
(8) EXT-INT Control. With this toggle switch in the INT position, the FRF of the AVR unit is controlled via an internal clock which in turn is controlled by the FRF controls. With the toggle switch in the EXT position, the AVF unit requires a 0.2 usec TTL level pulse applied at the TRIG input in order to trigger the output stages. In addition, in this mode, the scope time base must be triggered by the external trigger source.
(9) OFFSET. For units with the OT or EO offset option, the output DC offset level is varied from -5 to $+5 V$ (to 50 ohm) by the front panel OFFSET ane turn contral. The DC offset may be turned off using the rear panel os ON-DFF toggle switch.
(10) GVERLDAD. AVR units with a serial number higher than 5600 are protected by an automatic overload protective circuit which controls the front panel overload light. If the unit is overloaded by operating at an exceedingly high duty cycle or by operating into a short circuit), the protective circuit will turn the output of the instrument OFF and turn the indicator light ON. The
light will stay $O N$ (i.en output $0 F F$ ) for about 5 seconds after which the instrument will attempt to turn ON <i.e. light DFF) for about 1 second. If the overload condition persists, the instrument will turn OFF again (i.e. light ON) for another 5 seconds. If the overload condition has been removed, the instrument will turn on and resume normal operation. Overload conditions may be removed by:

1) Feducing FFF (i.e. switch to a lower range)
2) Reducing pulse width (i.e. switch to a lower range)
3) Removing output load short circuit (if any)

Fig. 3
BACK PANEL CONTROLS (for units without EWD and EAD options)

(1) FUSED CONNECTOR, VOLTAGE SELECTOR. The detachable power cord is connected at this point. In addition, the removable cord is adjusted to select the desired input operating voltage. The unit also contains the main power fuse.
(2) 1.gA_SE. Fuse which protects the output stage if the output duty cycle rating is exceeded.
(3) EA. To voltage control the output amplitude, set the switch in the EXT position and apply o to +10 volts between terminal $A$ and ground (Rin $\geqslant 10 K$ ). (option).
(4) EW. To valtage control the output pulse width, set the switch in the EXT position and apply 0 to +10 volts between terminal $A$ and ground (Rin $\geqslant 10 K$ ). (option).
(5) DC_OFFSET Input. To DC offset the output pulse, connect a DC power supply set to the desired offset value to these terminals. The maximum allowable DC offset voltage is $\pm 50$ volts, $\pm 200 \mathrm{~mA}$. (option).

Fig. 3 BACK PANEL CONTROLS (for units with the

(1) FUSED CONNECTOF, VOLTAGE SELECTOR: The detachable power cord is connerted at this point. In addition, the removable cord is adjusted to select the desired input operating voltage. The unit also contains the main power fuse. ( 0.5 Amp SB).
(2) 1.OA SE. Fuse which protects the output stage if the output duty cycle rating is exceeded.
(3) EWD option: To digitally control the output pulse width (in 256 increments) set the rear panel switch (3) in the EXT position and apply a parallel TTL control to FINS 1 to $B$ (FIN $1=$ LSE, PIN $8=M S B$ ) to the D connector (4). FIN 24 is ground.

Logic Level

Volts

$$
\begin{aligned}
0 & \text { to }+0.8 v \\
+2 & \text { to }+5 v
\end{aligned}
$$

Current

$$
\begin{aligned}
& 10 \text { uA (max) } \\
& 10 \text { uA (max) }
\end{aligned}
$$

(4) EWD. EAD D Connector: 24 FIN amphenol panel receptacle No. 57-40240. Mates with 57-50240.
(5) EAD option: To digitally control the output amplitude (in 256 increments) set the switch (5) in the EXT position and apply a parallel TTL control to FINS 9 to 16 (FIN 9 = LSB, PIN $16=$ MSB) to the $D$ connector (4). PIN 24 is ground.

Logic Level
$\begin{array}{rrr}0 & 0 \text { to }+0.8 V & 10 \text { LA (max) } \\ 1 & +2 \text { to }+5 V & 10 \text { uA (max) }\end{array}$
(6) FW LOCK. Due to the digital nature of the EW option, some pulse width jitter may be observed at certain settings of the PW pot. This jitter may be removed by setting the rear panel FW LDCK switch in the ON position. When in the $0 N$ position, the pulse becomes frozen and will not change (as the FW pot is adjusted) until the switch is placed in the GFF position.



The AVR-E2-C consists of the following basic modules:

1) AVR-E2-PG pulse generator module
2) AVR-E2-CL clock module
3) +24V power supply board
4) Overload module

The modules are interconnected as shown in Fig. 4.
The clock module controls the output PRF and the relative delay between the main output and the SYNC outputs. The FG pulse generator modules generate the output pulse. In the event of an instrument malfunction, it is most likely that the rear panel 1.OA SB fuse or some of the output switching elements (SLS) may have failed due to an output short circuit condition or to a high duty cycle condition. The switching elements may be accessed by removing the cover plate on the bottom side of the instrument. NDTE: First turn off the prime power. The elements may be removed from their sockets by means of a needle nosed pliers. The SL5 is a selected VMOS power transistor in a TO 220 packages and may be checked on a curve tracer. If defective, replacement units should be ordered directly from Avtech. When replacing the SLS switching elements, take care to insure that the short lead (of the three leads) is adjacent to the black dot on the chassis. If the switching elements are not defective, then the four Fhillips screws on the back panel should be removed. The top cover may then be slid off and operation of the clock and power supply modules should be checked. The clack module is functioning properly if:
a) O. 1 usec TTL level outputs are observed at Fins 2 and 3.
b) The PRF of the outputs can be varied over the range of 50 Hz to 50 KHz using the FRF controls.
c) The relative delay between the Fin 2 and 3 outputs can be varied by at least 500 nsec by the DELAY controls.

The sealed clock module must be returned to Avtech for repair or replacement if the above conditions are not observed. The power supply board generates +24 V DC to power the other modules. If the voltage is less than +24 V , turn off the prime power and unsolder the lead from the 7824 regulator chip on the power supply board. Solder a 100 ohm 5 watt resistor to the 7824 output to ground and turn on the prime power. A voltage of +24 volts should be read. If the voltage is less then the power supply board is defective and should be repaired or replaced.

Schroff 06.27.91 Edition C

- EW
- EWD
-EA
-EAD
- OT
-OS

