## AVTECH ELECTROSYSTEMS LTD.

NANOSECOND WAVEFORM ELECTRONICS ENGINEERING - MANUFACTURING
P.O. $80 \times 265$ OGDENSBURG NEW YORK 13669 (315) 472-5270

BOX 5120. STN. "F" OTTAWA. ONTARIO CANADA K2C 3H4 TEL: (613) 226-5772 FAX: 16131 226-2802 TELEX: 053-4591

## WARRANTY

Avtech Electrnsystems Ltd. warrants products of its inanufacture to be free from defects in material and workmanship under conditions of normal use. If, within one year after delivery to the original owner, and after prepaid return by the original owner, this Avtech product is found to be defective, Avtech shall at its option repair or replace said defective item. This warranty does not apply to units which have been dissembled, modified or subjected to conditions exceeding the applicable specifications or ratings. This warranty is the extent of the obligation or liability assumed by Avtech with respect to this product and no other warranty or guarantee is either expressed or implied.

Fig. 1 PUISE GENERATOR TEST ARRANGEMENT AVR-G5-C $50-60 \mathrm{~Hz}$

Notes:

1) The bandwidth capability of components and instruments used to display the pulse generator output signal (attenuators, cables, connectors, etc.) should exceed 50 MHz .
2) This unit was specifically designed to drive high impedance loads ( $R_{2}>100 \mathrm{~K}, C_{L} 0.01$ to 0.1 ufd). The unit may fail if operated into low impedance loads (eg. 50 ahms).
3) The output pulse widths for the positive and negative swings are controlled by means of the front panel one turn PW controls and by the PW RANGE controls. The minimum and maximum PW for each range are as follows:

## PWE

| Range 1 | 5 usec | 10 usec |
| :--- | :---: | ---: |
| Range 2 | 10 usec | 100 usec |
| Range 3 | 100 usec | 10 msec |
| Range 4 | 1.0 msec | 10 msec |
| Range 5 | 10 msec | 100 msec |

PW N

| Range 1 | 10 usec | 100 msec |
| :--- | ---: | ---: |
| Range 2 | 100 usec | 1 msec |
| Range 3 | 1 msec | 10 msec |
| Range 4 | 10 msec | 100 msec |
| Range 5 | 100 msec | 1 sec |

To voltage control the output pulse width within each range, set the rear panel switch in EXT position and apply 0 to +10 volts between terminal $A$ and ground 〈 $\mathrm{R}_{\mathrm{in}}$ $>10 K)=($ option).
4) Note that the output pulse repetition frequency is effectively controlled by the settings of the PW $F$ and the FW N controls.
5) CAUTION: Extreme caution must be exercised when operating with PW of less than about 100 usec. The duty cycle must be maintained as low as possible, preferrably less than $20 \%$ (eg. for FW F of 100 user, the FW N should be greater than about 400 usec. This is particularly important for high $C_{L}$ (eg. 0.1 ufd). If the duty cycle is too high, the rear panel 1.0 A SB fuse will blow and in extreme cases the oputput switching elements (SL22T) may fail. The fuse rating was deliberately set low (1.OA) 50 as to protect the output switching elements from abuse relating to high duty cycle operation.
6) The output pulse amplitudes for the positive and negative swings are controlled by means of the front panel one turn AMF control. To voltage control the output amplitude, set the rear panel switch in the EXT position and apply 0 to +10 volts between terminal $A$ and ground $\left\{R_{\text {IN }}>10 K\right.$. (option).
7) The TRIG output channel provides TTL level signals. The TRIG output lags the main output.

The DELAY control controls the relative delay between the reference output pulse provided at the TRIG output and the main output. This delay is variable over the range of 1.0 usec to 100 msec , as follows:

|  | MIN | MAX |
| :--- | ---: | ---: |
| Range 1 | 1 usec | 10 usec |
| Fiange 2 | 10 usec | 100 usec |
| Fiange 3 | 100 usec | 1.0 usec |
| Range 4 | 1.0 usec | 10 mser |
| Fange 5 | 10 msec | 100 msec |

日) The output rise, fall time is controlled by the five position rise time switch and the load capacitance. The switch inserts a series resistance 《5, 10, 50, 200 and 500 ohm) in the load path and the resulting rise time is determined by this resistance and load capacitance ( $T_{R} \approx \underset{\sim}{ } \mathrm{RC}_{\mathrm{L}}$ ).
9) An external clock may be used to control the output PRF (and FW F, FW N) of the AVR unit by setting the front panel TRIG toggle switch in the EXT position and applying a TTL level pulse to the TFIG ENC connector input. The output FW $F$ is then equal to the TTL high level interval while the FW $N$ is equal to the TTL low level interval. For operation in this mode, the scope time base must also be triggered by the external clock rather than from the TFiIG output.

Fig. 2

(1) $\quad D N-D F F$ Switch. Applies basic prime power to all stages.
(2) DELAY Control. Controls the relative delay between the reference output pulse provided at the TRIG output (3) the main output (4). This delay is variable over the range of 1.0 usec to about 100 msec as follows:

MIN MAX

| Range 1 | 1 usec | 10 usec |
| ---: | ---: | ---: |
| Range 2 | 10 usec | 100 usec |
| Range 3 | 100 usec | 1 msec |
| Range 4 | 1 msec | 10 msec |
| Range 5 | 10 msec | 100 msec |

(3) IRIG Qutput. This output is used to trigger the scope time base. The output is a TTL level 100 nsec (approx.) pulse capable of driving a fifty ohm load. This output lags the output at (4). The external trigger signal is applied at this input when the EXT-INT toggle switch is in the EXT position.
(4) DUT Connector. BNC connector provides output to a high impedance load ( $C_{L} 0.01$ to 1.0 ufd, $\mathrm{K}_{\mathrm{L}}>100 \mathrm{~K}$ ).
(5) PW-P. PW_N: The output pulse widths for the positive and negative swings are controlled by means of the front panel one turn PW controls and by the PW RANGE controls. The minimum and maximum FiW for each range are as follows:

> PW_P

| Range 1 | 5 usec | 10 usec |
| :--- | ---: | ---: |
| Range 2 | 10 usec | 100 usec |
| Range 3 | 100 usec | 10 msec |
| Range 4 | 1.0 msec | 10 msec |
| Range 5 | 10 msec | 100 msec |

FW N

| Range 1 | 10 usec | 100 msec |
| ---: | ---: | ---: |
| Range 2 | 100 usec | 1 msec |
| Range 3 | 1 msec | 10 msec |
| Range 4 | 10 msec | 100 msec |
| Range 5 | 100 msec | 1 sec |

To valtage control the ouput pulse width within each range, set the rear panel switch in EXT position and apply 0 to +10 volts between terminal $A$ and ground ( $\mathrm{Fix}_{\mathrm{x}}$ > 10K). (option).

Note that the output pulse repetition frequency is effectively controlled by the settings of the FW $F$ and the FW N contrals.

CAUTION: Extreme caution must be exercised when operating with FW of 1 ess than about 100 usec. The duty cycle must be maintained as low as possible, preferrably 1 ess than $20 \%$ (eg. for FW F of 100 usec, the FW N should be greater than about 400 usec. This is particularly important for high $C_{L}$ (eg. 0.1 ufd). If the duty cycle is too high, the rear panel 1.0 A SB fuse will blow and in extreme cases the oputput switching elements (SL22T) may fail. The fuse rating was deliberately set low (1.0A) so as to protect the output switching elements from abuse relating to high duty cycle operation.
(6) AMF Control. A one turn control which varies the output pulse amplitude from o to $\pm 220 \mathrm{~V}$ to a high impedance load.
(7) EXT-INT Contral. With this toggle switch in the INT position, the PRF of the AUR unit is controlled bia an internal clock which in turn is controlled by the PW F and FW $N$ controls. With the toggle switch in the EXT position, the AVF unit requires a TTL level pulse applied at the TFIG input in order to trigger the output stages. The output FW $F$ is then equal to the TTL high level interval while the FW $N$ is equal to the TTL low level interval. For operation in this mode, the scope time bas must also be triggered by the external clock rather than from the TRIG output.

FISE TIME Control. The output rise, fall time is controlled by the five position rise time switch and the load capacitance. The switch inserts a series resistance ( $5,10,50,200$ and 500 ohm ) in the load path and the resulting rise time is determined by this resistance and load capacitance ( $T_{\text {raz }} \mathrm{RCL}_{\mathrm{L}}$ ).

Fig. 3
BACK PANEL CONTROLS

(1)
(1) FUSED CDNNECTOR, VOLTAGE SELECTOR: The detachable power cord is connected at this point. In addition, the removable card is adjusted to select the desired input operating voltage. The unit also contains the main power fuse ( 0.5 A 5 B ).
(2) 1.OA SB. Fuse which protects the output stage if the output duty cycle rating is exceeded.
(3) EA. To voltage control the output amplitude, set the switch in the EXT position and apply 0 to +10 volts between terminal $A$ and ground (Rin > 1OK). (option).
(4) EW. To voltage control the output pulse width, «within each range) switch in the EXT position and apply o to +10 volts between terminal $A$ and ground $R_{x N}>10 K$ ). (aption).

The AVR-G5-C-FDICA consists of the following basic modules:

1) AUR-G5-FOICA-PG pulse generator module
2) AVR-G5-FOICA-FW pulse switch module
3) +24 V power supply board
4) AVR-G5-FQICA-PS power supply module
5) AVR-G5-FOICA-EW pulse switch modules ( F and N )
6) AVR-G5-FOICA-DL delay module

In the event of an instrument malfunction, it is most likely that the rear panel 1.OA SB fuse or some of the output switching elements (SL22T) may have failed due to an output short circuit condition or to a high duty cycle condition. The switching elements may be accessed by removing the cover plate on the bottom side of the instrument. NDTE: First turn off the prime power. CAUTION: Briefly ground the SL22T tabs to discharge the 250 volts power supply potential. The elements may be removed from their sockets by means of a needle nosed pliers after removing the four caunter sunk 2-56 Phillips screws which attach the small aluminum heat sinks to the body of the instrument. The SL22T is a selected UMOS power transistor in a TO 220 package and may be checked on a curve tracer. If defective, replacement units should be ordered directly from Avtech. When replacing the SL22T switching elements, take care to insure that the short lead (of the three leads) is adjacent to the back of the chassis. (See following Fig.). The SL22T elements are electrically isolated from the small copper heat sink but are bonded to the heat sinks using WAKEFIELD TYPE 155 HEAT SINK ADHESIVE. If the switching elements are not defective, then the four Phillips screws on the back panel should be removed. The top cover may then be slid off and operation of the power supply modules checked. The sealed clock module must be returned to Avtech for repair or replacement if the above conditions are not observed. The power supply board generates +24 V DC to power the other modules. If the voltage is less than +24 V , turn off the prime power and unsolder the lead from the 7824 regulator chip on the power supply board. Solder a 100 ohm 5 watt resistor to the 7824 output to ground and turn on the prime power. A voltage of +24 volts should be read. If the voltage is less then the power supply board is defective and should be repaired or replaced.

## SL22T HEAT SINKING



## POWER SUPPLY



Fig. 3b $\downarrow$

1) Connect to load and scope as shown in Fig. 1. Use a low Cl load (eg. 0.01 ufd). Frime power should be DFF.
2) Rotate AMP fully counter clackwise.
3) Set PW F in range 2 (MID range).
4) Set $\mathrm{PW} N$ in range 3 (MID range).
5) Set Fise time in position 1.
6) Set delay in Range 1 (MID range).
7) Set INT-EXT in INT.

日) Set scope vertical on 50 volts/DIV and time base on 1 ms/DIV. Set time base to trigger on positive edge of trigger signal from pulse generator.
9) Turn on prime power and adjust time scope base controls to insure that scope is triggering.
10) Set AMP control mid range and obtain waveform as shown in Photo A.
11) Adjust time base setting to 5 us/DIV to obtain display shown in Photo B. It may be necessary to fine tune the delay setting on the pulse geneator and on the scope time base.
12) Set the rise time control on position 5 to obtain display shown in photo C.
13) Adjust AMP and PW P and PW $N$ as required but do not exceed duty cycle of $20 \%$ for PW of less than 100 us.

Note that if the rear panel $1.0 A$ SB fuse blows repeatedly then the duty cycle must be reduced, particularly if the $C_{L}$ is very high. (Reduce duty cycle by increasing the PW $N$ setting).
14) Fhoto D illustrates a high duty eycle output ( $\approx 50 \%$ ) (5.0 ms/DIV) which may safely be generated at wide pulses (eg. 10 ms ).
15) Note that the output rise time is directly proportional to the load capacitance. Consequently it is necessary to re-adjust the rise time control when the load capacitance is changed (in order to maintain a specific rise time).

Schroff 12.27 .90
-EW

- EA

