Age | Commit message (Collapse) | Author |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
- It looks like the i2c buses are now start at 0.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Workaround for aligned accesses
|
|
declared
|
|
byte after checking the whole thing is correct
|
|
read the last byte.
This stops it from running over a byte that is now where the flash end used to be.
|
|
- Proposed single line solution to handle flash struct changes
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
for units with non-zero min delay, like the AVR-D3-B-MS1
|
|
This reverts commit 6a15a14fc7069fd72522dd82b8c64a4bdee21f54.
|
|
This reverts commit 623db64a55a04e531bb847fa02ef20ce1a05a10c.
|
|
This reverts commit 401fd942b84f8a1a8cb48e6c38ebe3dae1ab42ef.
|
|
|