summaryrefslogtreecommitdiff
AgeCommit message (Collapse)Author
2007-12-27PPC4xx: Minimal changes to add vxWorks supportNiklaus Giger
Signed-off-by: Niklaus Giger <niklaus.giger@netstal.com>
2007-12-27ppc4xx: Add CONFIG_BOOTP_SUBNETMASK to Sequoia board configMarkus Klotzbücher
When using dhcp/bootp the "netmask" environment variable is not set because CONFIG_BOOTP_SUBNETMASK is not defined. But usually this is desireable, so the following patch adds this this option to the board config. Signed-off-by: Markus Klotzbuecher <mk@denx.de> Signed-off-by: Stefan Roese <sr@denx.de>
2007-12-27Fix/enhance ECC POST for 440EPx/GRxLarry Johnson
This patch allows the ECC POST to be used for different boards with the PPC440 Denali SDRAM controller. Modifications include skipping the test if ECC is not enabled (as for non-ECC DIMMs) and adding synchronization to prevent timing errors. Signed-off-by: Larry Johnson <lrj@acm.org>
2007-12-27PPC4xx: Move/rename ECC POST for 440EPx/GRxLarry Johnson
Signed-off-by: Larry Johnson <lrj@acm.org>
2007-12-27ppc4xx: use correct io accessors for 4xx ethernet POSTMatthias Fuchs
Signed-off-by: Matthias Fuchs <matthias.fuchs@esd-electronics.com>
2007-12-27ppc4xx: fix flush + invalidate_dcache_range argumentsMatthias Fuchs
flush + invalidate_dcache_range() expect the start and stop+1 address. So the stop address is the first address behind (!) the range. Signed-off-by: Matthias Fuchs <matthias.fuchs@esd-electronics.com>
2007-12-27ppc4xx: fdt: use fdt_fixup_ethernet()Stefan Roese
By using aliases in the dts file, the ethernet node fixup is much easier with the recently added functions. Please note that the dts file needs the aliases for this to work. Signed-off-by: Stefan Roese <sr@denx.de>
2007-12-27ppc4xx: Bring 4xx fdt support up-to-dateStefan Roese
This patch update the 4xx fdt support. It enabled fdt booting on the AMCC Kilauea and Sequoia for now. More can follow later quite easily. Signed-off-by: Stefan Roese <sr@denx.de>
2007-12-27cfi_flash: Add missing check for erased dest to flash_write_cfibuffer()Stefan Roese
The check for an sufficiently erased destination was missing in the buffered write function of the cfi flash driver (when CFG_FLASH_USE_BUFFER_WRITE is defined). This patch adds this check to that writing to such a region will fail with the currect error message. Signed-off-by: Stefan Roese <sr@denx.de>
2007-12-27Merge branch 'master' of /home/wd/git/u-boot/custodiansWolfgang Denk
2007-12-27Some configuration updates for the TQM5200 based TB5200 board:Martin Krause
- enable command line history - increase malloc space (because of bigger flash sectors) Signed-off-by: Martin Krause <martin.krause@tqs.de>
2007-12-27TQM8xx: use the CFI flash driver on all TQM8xx boardsMartin Krause
Signed-off-by: Martin Krause <martin.krause@tqs.de>
2007-12-27TQM885D: adjust for doubled flash sector size + some minor fixesMartin Krause
Signed-off-by: Martin Krause <martin.krause@tqs.de>
2007-12-27TQM885D: Exchanged SDRAM timing by a more relaxed timing.Jens Gehrlein
CAS-Latency=2, Write Recovery Time tWR=2 The max. supported bus frequency is 66 MHz. Therefore, changed threshold to switch from 1:1 mode to 2:1 from 80 MHz to 66 MHz. Signed-off-by: Martin Krause <martin.krause@tqs.de>
2007-12-27TQM885D: use calculated cpuclk instead of measuring itMartin Krause
On the TQM885D the measurement of cpuclk with the PIT reference timer ist not necessary. Since all module variants use the same external 10 MHz oscillator, the cpuclk only depends on the PLL configuration - which is readable by software. Signed-off-by: Martin Krause <martin.krause@tqs.de>
2007-12-27TQM885D: fix SDRAM refreshJens Gehrlein
At 133 MHz the current SDRAM refresh rate is too fast (measured 4 * 1.17 us). CFG_MAMR_PTA changes from 39 to 128. This result in a refresh rate of 4 * 7.8 us at the default clock 66 MHz. At 133 MHz the value will be then 4 * 3.8 us. This is a compromise until a new method is found to adjust the refresh rate. Signed-off-by: Martin Krause <martin.krause@tqs.de>
2007-12-27TQM860M: Support for 10col SDRAMs, max. 128 MiBJens Gehrlein
Signed-off-by: Martin Krause <martin.krause@tqs.de>
2007-12-27Fix coding style issues; update CHANGELOG.Wolfgang Denk
Signed-off-by: Wolfgang Denk <wd@denx.de>
2007-12-27Merge branch 'master' of /home/wd/git/u-boot/custodiansWolfgang Denk
2007-12-27Merge branch 'master' of git://www.denx.de/git/u-boot-shWolfgang Denk
Conflicts: MAINTAINERS Signed-off-by: Wolfgang Denk <wd@denx.de>
2007-12-27Merge branch 'master' of /home/wd/git/u-boot/custodiansWolfgang Denk
2007-12-27Merge branch 'master' of git://www.denx.de/git/u-boot-avr32Wolfgang Denk
2007-12-27Merge branch 'master' of git://www.denx.de/git/u-boot-mpc85xxWolfgang Denk
2007-12-27Merge branch 'testing' of git://www.denx.de/git/u-boot-fdtWolfgang Denk
2007-12-17cfi_flash: Add manufacturer-specific fixupsHaavard Skinnemoen
Run fixups based on the JEDEC manufacturer ID independent of the command set ID. This changes current behaviour: Previously, geometry reversal for AMD chips were done based on the command set ID, while they are now done based on the JEDEC manufacturer and device ID. Also add fixup for top-boot Atmel chips. A fixup is needed for AT49BV6416(T) too, but since u-boot currently only reads the low byte of the device ID, there's no way to tell it apart from AT49BV642D, which should not have this fixup. Since AT49BV642D support is necessary to get ATNGW100 board support into mainline, I've commented out the fixup for now. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-17cfi_flash: Add cmdset-specific init functionsHaavard Skinnemoen
Move things like reading JEDEC IDs and fixing up geometry reversal into separate functions. The geometry reversal fixup is now performed by altering the qry structure directly, which makes the sector init code slightly cleaner. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-17cfi_flash: Read whole QRY structure in one goHaavard Skinnemoen
Read out the whole CFI Standard Query structure after successful cfi identification. This allows subsequent code to access this information directly without having to go through flash_read_uchar() and friends. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-17AVR32: Fix logic inversion in disable_interrupts()Haavard Skinnemoen
disable_interrupts() should return nonzero if interrupts were _enabled_ before, not disabled. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-17AVR32: Enable interrupts at bootupHaavard Skinnemoen
The timer code depends on the timer interrupt to keep track of the upper 32 bits of the cycle counter. This obviously doesn't work when interrupts are disabled the whole time. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-17AVR32: Fix wrong pin setup for USART3Haavard Skinnemoen
As reported by Gerhard Berghofer: in "gpio_enable_usart3" the correct pins for USART 3 are PB17 and PB18 instead of PB18 and PB19. which is obviously correct. There's currently no code that uses USART3, but custom boards may run into problems. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-17README: Remove ATSTK1000 daughterboard listHaavard Skinnemoen
As noted by Kim Phillips, these lists tend to become out of date. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-17Add ATSTK100[234] to MAINTAINERSHaavard Skinnemoen
Add all the ATSTK1000 daughterboards to MAINTAINERS along with their "mother". Also update the entry for ATSTK1000 to be not only about the AP7000 CPU; it's intended to handle all CPUs in the AT32AP family. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-17AVR32: Add support for the ATSTK1004 boardHaavard Skinnemoen
ATSTK1004 is a daughterboard for ATSTK1000 with the AT32AP7002 CPU, which is a derivative of AT32AP7000. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-17AVR32: Add support for the ATSTK1003 boardHaavard Skinnemoen
ATSTK1003 is a daughterboard for ATSTK1000 with the AT32AP7001 CPU, which is a derivative of AT32AP7000. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-17AVR32: Make some AT32AP700x peripherals optionalHaavard Skinnemoen
Add a chip-features file providing definitions of the form AT32AP700x_CHIP_HAS_<peripheral> to indicate the availability of the given peripheral on the currently selected chip. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-17AVR32: Rename at32ap7000 -> at32ap700xHaavard Skinnemoen
The SoC-specific code for all the AT32AP700x CPUs is practically identical; the only difference is that some chips have less features than others. By doing this rename, we can add support for the AP7000 derivatives simply by making some features conditional. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-17atmel_mci: Show SR when block read failsHaavard Skinnemoen
Show controller status as well as card status when an error occurs during block read. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-13ppc4xx: Bring 4xx fdt support up-to-dateStefan Roese
This patch update the 4xx fdt support. It enabled fdt booting on the AMCC Kilauea and Sequoia for now. More can follow later quite easily. Signed-off-by: Stefan Roese <sr@denx.de>
2007-12-13Merge commit 'u-boot-fdt/testing'Stefan Roese
2007-12-13cfi_flash: Use map_physmem() and unmap_physmem()Haavard Skinnemoen
Use map_physmem() and unmap_physmem() to convert from physical to virtual addresses. This gives the arch a chance to provide an uncached mapping for flash accesses. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-13Introduce map_physmem() and unmap_physmem()Haavard Skinnemoen
map_physmem() returns a virtual address which can be used to access a given physical address without involving the cache. unmap_physmem() should be called when the virtual address returned by map_physmem() is no longer needed. This patch adds a stub implementation which simply returns the physical address cast to a uchar * for all architectures except AVR32, which converts the physical address to an uncached virtual mapping. unmap_physmem() is a no-op on all architectures, but if any architecture needs to do such mappings through the TLB, this is the hook where those TLB entries can be invalidated. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-13cfi_flash: Introduce read and write accessorsHaavard Skinnemoen
Introduce flash_read{8,16,32,64) and flash_write{8,16,32,64} and use them to access the flash memory. This makes it clearer when the flash is actually being accessed; merely dereferencing a volatile pointer looks just like any other kind of access. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-13Implement __raw_{read,write}[bwl] on all architecturesHaavard Skinnemoen
This adds implementations of __raw_read[bwl] and __raw_write[bwl] to m68k, ppc, nios and nios2. The m68k and ppc implementations were taken from Linux. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-13cfi_flash: Reorder functions and eliminate extra prototypesHaavard Skinnemoen
Reorder the functions in cfi_flash.c so that each function only uses functions that have been defined before it. This allows the static prototype declarations near the top to be eliminated and might allow gcc to do a better job inlining functions. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-13cfi_flash: Make some needlessly global functions staticHaavard Skinnemoen
Make functions not declared in any header file static. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-13cfi_flash: Break long linesHaavard Skinnemoen
This patch tries to keep all lines in the cfi_flash driver below 80 columns. There are a few lines left which don't fit this requirement because I couldn't find any trivial way to break them (i.e. it would take some restructuring, which I intend to do in a later patch.) Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
2007-12-13CFI: synchronize command offsets with Linux CFI driverBartlomiej Sieka
Fixes non-working CFI Flash on the Inka4x0 board. Signed-off-by: Bartlomiej Sieka <tur@semihalf.com>
2007-12-11Handle MPC85xx PCIe reset errata (PCI-Ex 38)Kumar Gala
On the MPC85xx boards that have PCIe enable the PCIe errata fix. (MPC8544DS, MPC8548CDS, MPC8568MDS). Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2007-12-11Update Freescale MPC85xx ADS/CDS/MDS board configKumar Gala
* Enabled CONFIG_CMD_ELF Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
2007-12-11Handle Asynchronous DDR clock on 85xxKumar Gala
The MPC8572 introduces the concept of an asynchronous DDR clock with regards to the platform clock. Introduce get_ddr_freq() to report the DDR freq regardless of sync/async mode. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>