Age | Commit message (Collapse) | Author | |
---|---|---|---|
2014-11-25 | x86: ivybridge: Add additional LPC init | Simon Glass | |
Set up all the remaining pieces of the LPC (low-pin-count) peripheral in PCH (Peripheral Controller Hub). Signed-off-by: Simon Glass <sjg@chromium.org> | |||
2014-11-21 | x86: ivybridge: Add early LPC init so that serial works | Simon Glass | |
The PCH (Platform Controller Hub) includes an LPC (Low Pin Count) device which provides a serial port. This is accessible on Chromebooks, so enable it early in the boot process. Signed-off-by: Simon Glass <sjg@chromium.org> |