summaryrefslogtreecommitdiff
path: root/configs/xilinx_zynqmp_zc1751_xm015_dc1_defconfig
AgeCommit message (Expand)Author
2016-10-12common/Kconfig: Add DISPLAY_CPUINFOLokesh Vutla
2016-09-27dfu: Migrate to KconfigTom Rini
2016-09-22fpga: xilinx: zynqmp: Add PL bitstream download support for ZynqMPSiva Durga Prasad Paladugu
2016-09-20Kconfig: Move config IDENT_STRING to KconfigSiva Durga Prasad Paladugu
2016-09-16Kconfig: Move SPL settings into their own fileSimon Glass
2016-09-09configs: Resync with savedefconfigTom Rini
2016-08-02ARM64: zynqmp: Do not enable DM_MMC by defaultMichal Simek
2016-08-02ARM64: zynqmp: Define config USB_STORAGE through defconfigMichal Simek
2016-08-02xilinx: Sync defconfigs with the latest Kconfig layoutMichal Simek
2016-07-22ARM64: zynqmp: Enable SPL for all zynqmp boardsMichal Simek
2016-07-22ARM64: zynqmp: Enable CLK and SPL_CLK by defaultMichal Simek
2016-07-22ARM: zynq/zynqmp: Use the default CONFIG_BOOTDELAY=2Michal Simek
2016-06-09common: bootdelay: move CONFIG_BOOTDELAY into a Kconfig optionHeiko Schocher
2016-06-06Merge branch 'master' of git://git.denx.de/u-boot-usbTom Rini
2016-06-06ARM64: zynqmp: Extend malloc space before relocationMichal Simek
2016-06-06ARM64: zynqmp: Enable support for SPL FIT imagesMichal Simek
2016-06-04usb: move CONFIG_USB_XHCI_DWC3 to KconfigMasahiro Yamada
2016-06-04usb: move CONFIG_USB_XHCI to Kconfig with renamingMasahiro Yamada
2016-05-27efi_loader: Select bounce buffers for known-bad boardsAlexander Graf
2016-05-24ARM64: zynqmp: Enable CLK frameworkMichal Simek
2016-05-24ARM64: zynqmp: Add debug uart for zc1751-dc1Michal Simek
2016-05-24ARM64: zynqmp: Enable HUSH parser for all zynqmp targetsMichal Simek
2016-04-25configs: Re-sync with cmd/KconfigTom Rini
2016-04-25configs: Re-sync almost all of cmd/KconfigTom Rini
2016-04-20configs: Update some Xilinx configsTom Rini
2016-04-13ARM64: zynqmp: Use i2c cadence DM driverMichal Simek
2016-04-13ARM64: zynqmp: Add support for zc1751 with DC cardsMichal Simek
generated by cgit (git 2.34.1) at 2024-12-23 20:10:12 +0000