| Age | Commit message (Collapse) | Author |
|---|
|
Loeliger 17-Jan-2006
Signed-off-by: Jon Loeliger <jdl@freescale.com>
|
|
|
|
|
|
Signed-off-by: John Traill <john.traill@freescale.com>
|
|
|
|
|
|
|
|
AMCC suggested to set the PMU bit to 0 for best performace on
the PPC440 DDR controller.
Please see doc/README.440-DDR-performance for details.
Patch by Stefan Roese, 28 Jul 2006
|
|
|
|
|
|
|
|
Patch by JinHua Luo, 01 Sep 2005
|
|
Patch by Thomas Lange, 10 Aug 2005
|
|
The TB5200 ("Tinybox") is a small baseboard for the TQM5200 module
integrated in a little aluminium case.
Patch by Martin Krause, 8 Jun 2006
Some code cleanup
|
|
Patch by Martin Krause, 20 Mar 2006
Signed-off-by: Martin Krause <martin.krause@tqs.de>
|
|
All MII configuration is done via FEC1 registers. But MII_SPEED was
configured according to FEC used. So if only FEC2 was used, this caused
the real MII_SPEED register in FEC1 to stay uninitalised, what lead
to "mii_send STUCK!" messages. Fix: always configure MII_SPEED on FEC1
only.
|
|
Patch by Markus Klotzbuecher, 12 Jul 2006
|
|
Set Timer Clock Select to use CPU clock as a timer input source.
|
|
Enabled it for Yucca board.
|
|
|
|
|
|
|
|
|
|
|
|
Signed-off-by: Jason Jin <Jason.jin@freescale.com>
|
|
Patch from Richard Danter, 12 Aug 2005
|
|
|
|
Patch by Martin Krause, 8 Jun 2006
This patch supports two serial consoles on boards with
a MPC5xxx CPU. The console can be switched at runtime
by setting stdin, stdout and stderr to the desired serial
interface (serial0 or serial1). The PSCs to be used as
console port are definded by CONFIG_PSC_CONSOLE
and CONFIG_PSC_CONSOLE2.
See README.serial_multi for details.
|
|
If the bus is blocked because of a previously interrupted
transfer, up to eleven clocks are generated on the I2CSCL
line to complete the transfer and to free the bus.
With this fix pin I2CSCL (PG6) is really configured as GPIO
so the clock pulses are really generated.
Patch by Martin Krause, 04 Apr 2006
|
|
|
|
Do not set up BATs on secondary CPUs. Let Linux do the nasty.
Signed-off-by: Jon Loeliger <jdl@freescale.com>
|
|
Patch by Stefan Roese, 14 Jun 2006
|
|
Patch by Stefan Roese, 13 Jun 2006
|
|
|
|
|
|
-When booting from an epcs controller, the epcs bootrom may leave the
slave select in an asserted state causing soft reset hang. This
patch ensures slave select is negated at reset.
Patch by Scott McNutt, 08 Jun 2006
|
|
-Fix asm/io.h macros
-Eliminate use of CACHE_BYPASS in cpu code
-Eliminate assembler warnings
-Fix mini-app stubs and force no small data
Patch by Scott McNutt, 08 Jun 2006
|
|
|
|
Signed-off-by: Jon Loeliger <jdl@jdl.com>
|
|
|
|
|
|
Patch by Stefan Roese, 02 Jun 2006
|
|
Signed-off-by: Jon Loeliger <jdl@freescale.com>
|
|
Some 80-column cleanups.
Convert printf() to puts() where possible.
Use #include "spd_sdram.h" as needed.
Enhanced reset command usage message a bit.
Signed-off-by: Jon Loeliger <jdl@freescale.com>
|
|
Signed-off-by: Jon Loeliger <jdl@freescale.com>
|
|
Signed-off-by: Jon Loeliger <jdl@jdl.com>
|
|
First cut at moving the PIXIS platform code out of
the 86xx cpu directory and into board/mpc8641hpcn
where it belongs.
Signed-off-by: Jon Loeliger <jdl@freescale.com>
|
|
We use the "automatic" mode that was used for the MPC8266ADS and
MPC8272 boards. Eventually this should be used on all boards?]
Patch by Wolfgang Grandegger, 17 Jan 2006
|
|
"reset altbank" will reset another bank WITHOUT watch dog timer enabled
"reset altbank wd" will reset another bank WITH watch dog enabled
"diswd" will disable watch dog after u-boot boots up successfully
Signed-off-by: Haiying Wang <Haiying.Wang@freescale.com>
|
|
|
