| Age | Commit message (Collapse) | Author |
|---|
|
|
|
|
|
Patch by Scott McNutt, 08 Jun 2006
|
|
-Update base addresses for standard configuration
-Eliminate use of CACHE_BYPASS in board code
Patch by Scott McNutt, 08 Jun 2006
|
|
|
|
|
|
|
|
Patch by Stefan Roese, 06 Jun 2006
|
|
Patch by Stefan Roese, 02 Jun 2006
|
|
- Add IXP4xx NPE ethernet MAC support
- Add support for Intel IXDPG425 board
- Add support for Prodrive PDNB3 board
- Add IRQ support
Patch by Stefan Roese, 23 May 2006
[This patch does not include cpu/ixp/npe/IxNpeMicrocode.c which still
sufferes from licensing issues. Blame Intel.]
|
|
|
|
|
|
|
|
Patch by Stefan Roese, 15 May 2006
|
|
(needed because of differences in the PCMCIA hardware).
|
|
|
|
Patch by Stefan Roese, 10 May 2006
|
|
- Fix OMAP support that omap5912osk compiles in current source tree
- Update with code from "http://omap.spectrumdigital.com/osk5912"
to fix problems with DDR initialization
- Fix timer setup
- Use CFI flash driver and support complete 32MB of onboard flash
- Add "print_cpuinfo()" and "checkboard()" functions to display
CPU (with frequency) and Board infos
Patch by Stefan Roese, 10 May 2006
|
|
|
|
Enable the CFI driver.
Remove bogus LAWBAR7 cruft.
Use correct TEXT_BASE, Fixup load script.
Enable SPD EEPROM during DDR setup.
Use generic RFC 1918 IP addresses by default.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
reasonable TEXT_BASE, update default environment and enable keyed
autoboot.
Signed-off-by: Ladislav Michl <ladis@linux-mips.org>
|
|
|
|
|
|
Removed //-style comments.
Use 80-column lines.
Remove trailing whitespace.
Remove dead code and debug cruft.
|
|
|
|
Patch from Scott McNutt, 11 Aug 2005
|
|
|
|
|
|
Signed-off-by: dzu@denx.de <dzu@denx.de>
|
|
- Removed MPC8349ADS port
- Added PCI support to MPC8349ADS
- reworked memory map to allow mapping of all regions with BATs
Patch by Kumar Gala 20 Apr 2006
Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
|
|
Patch from Scott McNutt, 11 Aug 2005
-Update base addresses for standard configuration
-Eliminate use of CACHE_BYPASS in board code
|
|
relocate ichache_State to ram
u-boot can run from internal flash
Add EB+MCF-EV123 board support.
Add m68k Boards to MAKEALL
Patch from Jens Scharsig, 08 Aug 2005
|
|
Signed-off-by: dzu@denx.de <dzu@denx.de>
|
|
|
|
|
|
|
|
|
|
- Fix dbau1x00 boards broken by dbau1550 patch
PLL:s were not set for boards other than 1550.
Flash CFI caused card to hang due to undefined CFG_FLASH_BANKS_LIST.
Default boot is now bootp for cards other than 1550.
Patch by Thomas Lange Aug 10 2005
|
|
Some more NAND cleanup and small fixes.
|
|
|
|
|
|
|
|
- Add Intel legacy lock/unlock support to common CFI driver
On some Intel flash's (e.g. Intel J3) legacy unlocking is
supported, meaning that unlocking of one sector will unlock
all sectors of this bank. Using this feature, unlocking
of all sectors upon startup (via env var "unlock=yes") will
get much faster.
- Fixed problem with multiple reads of envronment variable
"unlock" as pointed out by Reinhard Arlt & Anders Larsen.
- Removed unwanted linefeeds from "protect" command when
CFG_FLASH_PROTECTION is enabled.
- Changed p3p400 board to use CFG_FLASH_PROTECTION
Patch by Stefan Roese, 01 Apr 2006
* Changes/fixes for drivers/cfi_flash.c:
- Correctly handle the cases where CFG_HZ != 1000 (several
XScale-based boards)
- Fix the timeout calculation of buffered writes (off by a
factor of 1000)
Patch by Anders Larsen, 31 Mar 2006
|
|
405 SDRAM: - The SDRAM parameters can now be defined in the board
config file and the 405 SDRAM controller values will
be calculated upon bootup (see PPChameleonEVB).
When those settings are not defined in the board
config file, the register setup will be as it is now,
so this implementation should not break any current
design using this code.
Thanks to Andrea Marson from DAVE for this patch.
440 DDR: - Added function sdram_tr1_set to auto calculate the
TR1 value for the DDR.
- Added ECC support (see p3p440).
Patch by Stefan Roese, 17 Mar 2006
|
