summaryrefslogtreecommitdiff
path: root/arch/arm/dts/exynos5250-snow.dts
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2018-12-10 10:37:30 -0700
committerSimon Glass <sjg@chromium.org>2018-12-13 16:32:49 -0700
commit51b06dc40bce0768c77a23fcfc4a5ed5537aa2bd (patch)
treeef71ff5748f7829e6e0b852d9ea9fd5dd96e4b4e /arch/arm/dts/exynos5250-snow.dts
parenta1efd49ee269e0eeb9af12d52031853d08928810 (diff)
dm: sound: exynos: Correct codec bus addresses
For snow the codec is at address 0x11 on the i2c bus, in 7-bit format. The device tree and code are in 8-bit format (i.e. shifted left one bit). Fix both. Fix pit in a similar way. Signed-off-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/arm/dts/exynos5250-snow.dts')
-rw-r--r--arch/arm/dts/exynos5250-snow.dts4
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/arm/dts/exynos5250-snow.dts b/arch/arm/dts/exynos5250-snow.dts
index e99f6e72bf..cb5067b966 100644
--- a/arch/arm/dts/exynos5250-snow.dts
+++ b/arch/arm/dts/exynos5250-snow.dts
@@ -214,8 +214,8 @@
};
};
- soundcodec@22 {
- reg = <0x22>;
+ soundcodec@11 {
+ reg = <0x11>;
compatible = "maxim,max98095-codec";
};
};