summaryrefslogtreecommitdiff
path: root/arch/arm/dts/exynos5250.dtsi
diff options
context:
space:
mode:
authorLokesh Vutla <lokeshvutla@ti.com>2013-12-10 15:02:23 +0530
committerTom Rini <trini@ti.com>2013-12-18 21:14:45 -0500
commitb5e01eecc89e3e5c2ed3c17b803529be3c3702fb (patch)
tree73824a5325ebcf7c0c7cfe28ac5790655f7ca2ca /arch/arm/dts/exynos5250.dtsi
parentd3daba10f159cca7e9d24c6f154926a9b92c75e3 (diff)
ARM: AM43xx: GP_EVM: Add support for DDR3
GP EVM has 1GB DDR3 attached(Part no: MT41K512M8RH). Adding details for the same. Below is the brief description of DDR3 init sequence(SW leveling): -> Enable VTT regulator -> Configure VTP -> Configure DDR IO settings -> Disable initialization and refreshes until EMIF registers are programmed. -> Program Timing registers -> Program leveling registers -> Program PHY control and Temp alert and ZQ config registers. -> Enable initialization and refreshes and configure SDRAM CONFIG register Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
Diffstat (limited to 'arch/arm/dts/exynos5250.dtsi')
0 files changed, 0 insertions, 0 deletions