diff options
| author | Tang Yuantian <Yuantian.Tang@nxp.com> | 2017-01-20 17:12:48 +0800 |
|---|---|---|
| committer | York Sun <york.sun@nxp.com> | 2017-01-27 12:47:10 -0800 |
| commit | 272a24fe8d6522507f77d2e5047999b1cb36c589 (patch) | |
| tree | 95f26955c44ff6af0d3fc8e2b557491e8b7091b1 /arch/arm/dts/fsl-ls1046a.dtsi | |
| parent | 70d3287e0ca5fcc930ce88adeaceb9edd4eb463b (diff) | |
armv8: ls1046a: added usb nodes in dts
The LS1046A processor has three integrated USB 3.0 controllers
(USB1, USB2, and USB3) that allow direct connection to the USB
ports with appropriate protection circuitry and power supplies.
USB1 and USB2 ports are powered by a NX5P2190UK device, which
supplies 5v power at up to 1.2 A. The power enable and
power-fault-detect pins are connected to the LS1046A processor
via CPLD for individual port management.
Signed-off-by: Tang Yuantian <yuantian.tang@nxp.com>
Reviewed-by: York Sun <york.sun@nxp.com>
Diffstat (limited to 'arch/arm/dts/fsl-ls1046a.dtsi')
| -rw-r--r-- | arch/arm/dts/fsl-ls1046a.dtsi | 21 |
1 files changed, 21 insertions, 0 deletions
diff --git a/arch/arm/dts/fsl-ls1046a.dtsi b/arch/arm/dts/fsl-ls1046a.dtsi index aaf0ae90fd..408e81e415 100644 --- a/arch/arm/dts/fsl-ls1046a.dtsi +++ b/arch/arm/dts/fsl-ls1046a.dtsi @@ -217,6 +217,27 @@ status = "disabled"; }; + usb0: usb@2f00000 { + compatible = "fsl,layerscape-dwc3"; + reg = <0x0 0x2f00000 0x0 0x10000>; + interrupts = <0 60 4>; + dr_mode = "host"; + }; + + usb1: usb@3000000 { + compatible = "fsl,layerscape-dwc3"; + reg = <0x0 0x3000000 0x0 0x10000>; + interrupts = <0 61 4>; + dr_mode = "host"; + }; + + usb2: usb@3100000 { + compatible = "fsl,layerscape-dwc3"; + reg = <0x0 0x3100000 0x0 0x10000>; + interrupts = <0 63 4>; + dr_mode = "host"; + }; + pcie@3400000 { compatible = "fsl,ls-pcie", "snps,dw-pcie"; reg = <0x00 0x03400000 0x0 0x80000 /* dbi registers */ |