summaryrefslogtreecommitdiff
path: root/arch/arm/dts/sun7i-a20-pcduino3.dts
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2017-07-04 13:31:28 -0600
committerJaehoon Chung <jh80.chung@samsung.com>2017-08-01 11:58:01 +0900
commit8620f384098bcc33bbde74b41f37c364552f30c4 (patch)
treef555016fcde26325eea044ce7e8e10c391733b66 /arch/arm/dts/sun7i-a20-pcduino3.dts
parentdd27918c22521a4f1d33dc9aafe60ecf9975938b (diff)
dm: sunxi: Linksprite_pcDuino3: Correct polarity of MMC card detect
This is shown as active high in the schematics[1], so fix it. [1] https://patchwork.ozlabs.org/patch/777890/ Signed-off-by: Simon Glass <sjg@chromium.org> Reported-by: Maxime Ripard <maxime.ripard@free-electrons.com>
Diffstat (limited to 'arch/arm/dts/sun7i-a20-pcduino3.dts')
-rw-r--r--arch/arm/dts/sun7i-a20-pcduino3.dts2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm/dts/sun7i-a20-pcduino3.dts b/arch/arm/dts/sun7i-a20-pcduino3.dts
index 1a8b39be1d..37b1e0ee9b 100644
--- a/arch/arm/dts/sun7i-a20-pcduino3.dts
+++ b/arch/arm/dts/sun7i-a20-pcduino3.dts
@@ -164,7 +164,7 @@
pinctrl-0 = <&mmc0_pins_a>, <&mmc0_cd_pin_reference_design>;
vmmc-supply = <&reg_vcc3v3>;
bus-width = <4>;
- cd-gpios = <&pio 7 1 GPIO_ACTIVE_HIGH>; /* PH1 */
+ cd-gpios = <&pio 7 1 GPIO_ACTIVE_LOW>; /* PH1 */
cd-inverted;
status = "okay";
};