summaryrefslogtreecommitdiff
path: root/arch/arm/include/asm/arch-mvebu
diff options
context:
space:
mode:
authorYork Sun <yorksun@freescale.com>2015-11-04 09:53:10 -0800
committerYork Sun <yorksun@freescale.com>2015-11-30 09:11:11 -0800
commit61bd2f75f5eaf645e2c90fe2294cba37f7d8627f (patch)
tree1915b86c9f0ac16bb7bcc867f9412530de4588eb /arch/arm/include/asm/arch-mvebu
parent7023100971c96b043b0aee669c45d1fcb3e8557b (diff)
drivers/ddr/fsl: Enable detection of one DDR controller operation for LSCH3
Freescale LSCH3 platforms use two DDR controlers interleaving mode out of reset. It can be configured to disable one controller. To support this operation, the driver needs to detect and skip the disabled controller. Signed-off-by: York Sun <yorksun@freescale.com>
Diffstat (limited to 'arch/arm/include/asm/arch-mvebu')
0 files changed, 0 insertions, 0 deletions