summaryrefslogtreecommitdiff
path: root/arch/arm/mach-sunxi/dram_timings/Makefile
diff options
context:
space:
mode:
authorIcenowy Zheng <icenowy@aosc.xyz>2017-06-03 17:10:19 +0800
committerJagan Teki <jagan@amarulasolutions.com>2017-06-08 22:37:55 +0530
commit176868bc65c15f10e585209af69bca93a0d18a69 (patch)
treebfe05eb957acd29242be2888f0a9f68acfbcb4db /arch/arm/mach-sunxi/dram_timings/Makefile
parentf6457ce5789b885706a2877edb70b5f8e61cf075 (diff)
sunxi: enable dual rank detection in DesignWare-like DRAM code
The DesignWare-like DRAM code used to set the controller defaultly to single rank mode, which makes it not able to detect the second rank. Set the default value to dual rank, thus the rank detection code can work and finally the rank setting will be the correct value. Currently we know little about the dual-rank on R40, and the usage of A15 address line seems to be breaking dual-rank support. The only R40 board currently available (Sinovoip Banana Pi M2 Ultra) uses A15 rather than dual-rank, thus we cannot do research for it. So dual rank detection is temporarily disabled on R40. This change is tested on a Orange Pi One (H3, single rank), a Pine64+ 2GiB version (A64, single rank) , a Pinebook early prototype with DDR3 (A64, dual rank) and a SoPine with some LPDDR3 patch (A64, dual CS pins on one chip). Signed-off-by: Icenowy Zheng <icenowy@aosc.xyz> Reviewed-by: Jagan Teki <jagan@amarulasolutions.com> Tested-by: Jagan Teki <jagan@amarulasolutions.com>
Diffstat (limited to 'arch/arm/mach-sunxi/dram_timings/Makefile')
0 files changed, 0 insertions, 0 deletions