summaryrefslogtreecommitdiff
path: root/arch/powerpc/dts/qoriq-fman3-1-10g-1.dtsi
diff options
context:
space:
mode:
authorTom Rini <trini@konsulko.com>2020-06-08 08:51:59 -0400
committerTom Rini <trini@konsulko.com>2020-06-08 08:51:59 -0400
commit08649c3d50b1ca014a9e0bf87c724f99f88a20ce (patch)
tree55a144349e0fcd807f94f44594623c8c890ae6cb /arch/powerpc/dts/qoriq-fman3-1-10g-1.dtsi
parent325b83e04072e22c19d6395f69264bf6bf800146 (diff)
parent164a5af43635c63ea2459d4c87a1a4b16acd689a (diff)
Merge https://gitlab.denx.de/u-boot/custodians/u-boot-mpc85xx
- DM_ETH support for P2041RDB, T1024RDB, P5040DS, P3041DS, P4080DS, bug fixes - Add TBI PHY access through MII - DDR: Rework errata workaround for A008109, A008378, 009942
Diffstat (limited to 'arch/powerpc/dts/qoriq-fman3-1-10g-1.dtsi')
-rw-r--r--arch/powerpc/dts/qoriq-fman3-1-10g-1.dtsi44
1 files changed, 44 insertions, 0 deletions
diff --git a/arch/powerpc/dts/qoriq-fman3-1-10g-1.dtsi b/arch/powerpc/dts/qoriq-fman3-1-10g-1.dtsi
new file mode 100644
index 0000000000..2e45698337
--- /dev/null
+++ b/arch/powerpc/dts/qoriq-fman3-1-10g-1.dtsi
@@ -0,0 +1,44 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
+/*
+ * QorIQ FMan v3 10g port #1 device tree stub [ controller @ offset 0x500000 ]
+ *
+ * Copyright 2012 - 2015 Freescale Semiconductor Inc.
+ * Copyright 2020 NXP
+ *
+ */
+
+fman@500000 {
+ fman1_rx_0x11: port@91000 {
+ cell-index = <0x11>;
+ compatible = "fsl,fman-v3-port-rx";
+ reg = <0x91000 0x1000>;
+ fsl,fman-10g-port;
+ };
+
+ fman1_tx_0x31: port@b1000 {
+ cell-index = <0x31>;
+ compatible = "fsl,fman-v3-port-tx";
+ reg = <0xb1000 0x1000>;
+ fsl,fman-10g-port;
+ };
+
+ ethernet@f2000 {
+ cell-index = <0x9>;
+ compatible = "fsl,fman-memac";
+ reg = <0xf2000 0x1000>;
+ fsl,fman-ports = <&fman1_rx_0x11 &fman1_tx_0x31>;
+ pcsphy-handle = <&pcsphy15>;
+ };
+
+ mdio@f3000 {
+ #address-cells = <1>;
+ #size-cells = <0>;
+ compatible = "fsl,fman-memac-mdio", "fsl,fman-xmdio";
+ reg = <0xf3000 0x1000>;
+ fsl,erratum-a011043; /* must ignore read errors */
+
+ pcsphy15: ethernet-phy@0 {
+ reg = <0x0>;
+ };
+ };
+};