summaryrefslogtreecommitdiff
path: root/arch/riscv/dts/hifive-unleashed-a00-u-boot.dtsi
diff options
context:
space:
mode:
authorTom Rini <trini@konsulko.com>2020-07-02 09:53:34 -0400
committerTom Rini <trini@konsulko.com>2020-07-02 09:53:34 -0400
commit785195941b0746ac987a0ca501dae3e570b9f042 (patch)
tree317f4d937fb80de27123a1d18adc29ad5bf9337c /arch/riscv/dts/hifive-unleashed-a00-u-boot.dtsi
parente2a4d24e6b1f3d30136e2dde7b6fbf35bd427b8a (diff)
parentadd0dc1f7de91112d9e738f9482b09b75fa86acb (diff)
Merge branch 'next' of https://gitlab.denx.de/u-boot/custodians/u-boot-riscv into next
- Add Sipeed Maix support - Update clock handler and proper cpu features
Diffstat (limited to 'arch/riscv/dts/hifive-unleashed-a00-u-boot.dtsi')
-rw-r--r--arch/riscv/dts/hifive-unleashed-a00-u-boot.dtsi4
1 files changed, 4 insertions, 0 deletions
diff --git a/arch/riscv/dts/hifive-unleashed-a00-u-boot.dtsi b/arch/riscv/dts/hifive-unleashed-a00-u-boot.dtsi
index 303806454b..e037150520 100644
--- a/arch/riscv/dts/hifive-unleashed-a00-u-boot.dtsi
+++ b/arch/riscv/dts/hifive-unleashed-a00-u-boot.dtsi
@@ -8,6 +8,10 @@
/ {
aliases {
+ cpu1 = &cpu1;
+ cpu2 = &cpu2;
+ cpu3 = &cpu3;
+ cpu4 = &cpu4;
spi0 = &qspi0;
spi2 = &qspi2;
};