diff options
| author | Simon Glass <sjg@chromium.org> | 2013-04-17 16:13:36 +0000 |
|---|---|---|
| committer | Simon Glass <sjg@chromium.org> | 2013-05-13 13:33:21 -0700 |
| commit | e761ecdbb83e3151ffea5b531523256c57e62527 (patch) | |
| tree | cbd44285af8784933d8c09caba2f0f8208d1856b /arch/x86/cpu/coreboot/Makefile | |
| parent | 7949703a9582ec60cf841c595acd3bbe86933cd3 (diff) | |
x86: Add TSC timer
This timer runs at a rate that can be calculated, well over 100MHz. It is
ideal for accurate timing and does not need interrupt servicing.
Tidy up some old broken and unneeded implementations at the same time.
To provide a consistent view of boot time, we use the same time
base as coreboot. Use the base timestamp supplied by coreboot
as U-Boot's base time.
Signed-off-by: Simon Glass <sjg@chromium.org>base
Signed-off-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/x86/cpu/coreboot/Makefile')
0 files changed, 0 insertions, 0 deletions