summaryrefslogtreecommitdiff
path: root/arch/x86/cpu/queensbay/tnc.c
diff options
context:
space:
mode:
authorBin Meng <bmeng.cn@gmail.com>2015-04-13 19:03:42 +0800
committerSimon Glass <sjg@chromium.org>2015-04-29 18:51:48 -0600
commit9704f23b0080f417b73cd430c0f806752785f30b (patch)
tree4f61b4e93c16c32651459dd81c86adf8fe3af6c3 /arch/x86/cpu/queensbay/tnc.c
parent5098d73e86d23d9b76eafcaa6c5bce9e2ef6f6c4 (diff)
x86: queensbay: Avoid using PCH prefix
The prefix PCH was taken from ivybridge port. However Queensbay platform official document does not mention PCH. It is composed of TunnelCreek processor and Topcliff IOH chipset. For accuracy, avoid using PCH prefix in the macro. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Acked-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/x86/cpu/queensbay/tnc.c')
-rw-r--r--arch/x86/cpu/queensbay/tnc.c4
1 files changed, 2 insertions, 2 deletions
diff --git a/arch/x86/cpu/queensbay/tnc.c b/arch/x86/cpu/queensbay/tnc.c
index b7236e7b60..f756a0d6a5 100644
--- a/arch/x86/cpu/queensbay/tnc.c
+++ b/arch/x86/cpu/queensbay/tnc.c
@@ -16,9 +16,9 @@ static void unprotect_spi_flash(void)
{
u32 bc;
- bc = x86_pci_read_config32(PCH_LPC_DEV, 0xd8);
+ bc = x86_pci_read_config32(TNC_LPC, 0xd8);
bc |= 0x1; /* unprotect the flash */
- x86_pci_write_config32(PCH_LPC_DEV, 0xd8, bc);
+ x86_pci_write_config32(TNC_LPC, 0xd8, bc);
}
int arch_cpu_init(void)