summaryrefslogtreecommitdiff
path: root/arch/x86/dts/bayleybay.dts
diff options
context:
space:
mode:
authorBin Meng <bmeng.cn@gmail.com>2016-06-08 05:07:34 -0700
committerBin Meng <bmeng.cn@gmail.com>2016-06-12 12:19:35 +0800
commit58d1fedb1f7d1a65918dcdc82c53f83b4c813368 (patch)
treebbd0b27f492c85d65f3efe5f4e19b986701fec76 /arch/x86/dts/bayleybay.dts
parente264e3cc5be81548c6f102b6b597a474e5bd4f20 (diff)
x86: baytrail: Change fsp, emmc-boot-mode to "auto"
At present all BayTrail boards configure fsp,emmc-boot-mode to 2, which means "eMMC 4.1" per FSP documentation. However, eMMC 4.1 only shows up on some early stepping silicon of BayTrail SoC. Newer stepping SoC integrates an eMMC 4.5 controller. Intel FSP provides a config option fsp,emmc-boot-mode which tells FSP which eMMC controller it initializes. Instead of hardcoded to 2, now we change it to 1 which means "auto". With this change, MinnowMax board (with a D0 stepping BayTrail SoC) can see the eMMC 4.5 controller at PCI address 00.17.00 via U-Boot 'pci' command. Signed-off-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Stefan Roese <sr@denx.de> Reviewed-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/x86/dts/bayleybay.dts')
-rw-r--r--arch/x86/dts/bayleybay.dts2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/x86/dts/bayleybay.dts b/arch/x86/dts/bayleybay.dts
index 536049b940..1c2f6710be 100644
--- a/arch/x86/dts/bayleybay.dts
+++ b/arch/x86/dts/bayleybay.dts
@@ -218,7 +218,7 @@
fsp,mrc-init-mmio-size = <0x800>;
fsp,mrc-init-spd-addr1 = <0xa0>;
fsp,mrc-init-spd-addr2 = <0xa2>;
- fsp,emmc-boot-mode = <2>;
+ fsp,emmc-boot-mode = <1>;
fsp,enable-sdio;
fsp,enable-sdcard;
fsp,enable-hsuart1;