summaryrefslogtreecommitdiff
path: root/arch/x86/include/asm/arch-apollolake/cpu.h
diff options
context:
space:
mode:
authorSimon Glass <sjg@chromium.org>2019-12-08 17:40:14 -0700
committerBin Meng <bmeng.cn@gmail.com>2019-12-15 11:44:29 +0800
commit6a4c237af93e698b03ab962437aa6f9de552f6a4 (patch)
tree627b0064080e5779d8e23e27fba635fc84caacb8 /arch/x86/include/asm/arch-apollolake/cpu.h
parent409d4c6fe984eab55688792e5d9a64afb5d6f095 (diff)
x86: apl: Add a CPU driver
Add a bare-bones CPU driver so that CPUs can be probed. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com>
Diffstat (limited to 'arch/x86/include/asm/arch-apollolake/cpu.h')
-rw-r--r--arch/x86/include/asm/arch-apollolake/cpu.h20
1 files changed, 20 insertions, 0 deletions
diff --git a/arch/x86/include/asm/arch-apollolake/cpu.h b/arch/x86/include/asm/arch-apollolake/cpu.h
new file mode 100644
index 0000000000..5e906c5e7d
--- /dev/null
+++ b/arch/x86/include/asm/arch-apollolake/cpu.h
@@ -0,0 +1,20 @@
+/* SPDX-License-Identifier: GPL-2.0 */
+/*
+ * Copyright 2019 Google LLC
+ */
+
+#ifndef _ASM_ARCH_CPU_H
+#define _ASM_ARCH_CPU_H
+
+/* Common Timer Copy (CTC) frequency - 19.2MHz */
+#define CTC_FREQ 19200000
+
+#define MAX_PCIE_PORTS 6
+#define CLKREQ_DISABLED 0xf
+
+#ifndef __ASSEMBLY__
+/* Flush L1D to L2 */
+void cpu_flush_l1d_to_l2(void);
+#endif
+
+#endif /* _ASM_ARCH_CPU_H */