summaryrefslogtreecommitdiff
path: root/board/esd/pmc440/pmc440.c
diff options
context:
space:
mode:
authorMatthias Fuchs <matthias.fuchs@esd-electronics.com>2008-12-10 15:13:32 +0100
committerStefan Roese <sr@denx.de>2008-12-10 17:20:10 +0100
commit19ef4f7a6ef3b725aa9fe4b4f5fb676a84160172 (patch)
tree31294e6d497b64ab95ad13c3d9bb8e88d92ea259 /board/esd/pmc440/pmc440.c
parent5b67a1439a73ba6c34007d9ff60a2c6aa90265df (diff)
ppc4xx: Disable EEPROM write access on PMC440 boards
This patch disables EEPROM wrtie access by default on PMC440 board. Signed-off-by: Matthias Fuchs <matthias.fuchs@esd-electronics.com>
Diffstat (limited to 'board/esd/pmc440/pmc440.c')
-rw-r--r--board/esd/pmc440/pmc440.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/board/esd/pmc440/pmc440.c b/board/esd/pmc440/pmc440.c
index 4d81c33a82..3824105342 100644
--- a/board/esd/pmc440/pmc440.c
+++ b/board/esd/pmc440/pmc440.c
@@ -107,7 +107,7 @@ int board_early_init_f(void)
* Setup the GPIO pins
* TODO: setup GPIOs via CONFIG_SYS_4xx_GPIO_TABLE in board's config file
*/
- out32(GPIO0_OR, 0x40000002);
+ out32(GPIO0_OR, 0x40000102);
out32(GPIO0_TCR, 0x4c90011f);
out32(GPIO0_OSRL, 0x28051400);
out32(GPIO0_OSRH, 0x55005000);