summaryrefslogtreecommitdiff
path: root/board/freescale
diff options
context:
space:
mode:
authorUdit Agarwal <udit.agarwal@nxp.com>2017-05-02 17:43:57 +0530
committerYork Sun <york.sun@nxp.com>2017-05-23 09:59:14 -0700
commit7676074ac756ab9566d52544cc836f7b93f80b37 (patch)
tree830de573ebdbfbf15c4fbc29fed3b965e40dad40 /board/freescale
parentf5bf23d8278b2fdfb9ce41fa36369cebc882ab02 (diff)
armv8: LS2080A: Adjust memory map for secure boot headers for NOR-boot
This patch adjusts memory map for secure boot headers on LS2080AQDS and LS2080ARDB platforms. Secure boot headers are placed on NOR flash at offset 0x00600000. Signed-off-by: Udit Agarwal <udit.agarwal@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
Diffstat (limited to 'board/freescale')
-rw-r--r--board/freescale/ls2080aqds/README1
-rw-r--r--board/freescale/ls2080ardb/README1
2 files changed, 2 insertions, 0 deletions
diff --git a/board/freescale/ls2080aqds/README b/board/freescale/ls2080aqds/README
index fd0e25a686..cad860eac2 100644
--- a/board/freescale/ls2080aqds/README
+++ b/board/freescale/ls2080aqds/README
@@ -96,6 +96,7 @@ RCW+PBI 0x00000000
Boot firmware (U-Boot) 0x00100000
Boot firmware Environment 0x00300000
PPA firmware 0x00400000
+Secure Headers 0x00600000
DPAA2 MC 0x00A00000
DPAA2 DPL 0x00D00000
DPAA2 DPC 0x00E00000
diff --git a/board/freescale/ls2080ardb/README b/board/freescale/ls2080ardb/README
index f228d80549..205c45cb2a 100644
--- a/board/freescale/ls2080ardb/README
+++ b/board/freescale/ls2080ardb/README
@@ -92,6 +92,7 @@ RCW+PBI 0x00000000
Boot firmware (U-Boot) 0x00100000
Boot firmware Environment 0x00300000
PPA firmware 0x00400000
+Secure Headers 0x00600000
Cortina PHY firmware 0x00980000
DPAA2 MC 0x00A00000
DPAA2 DPL 0x00D00000