summaryrefslogtreecommitdiff
path: root/configs/trimslice_defconfig
diff options
context:
space:
mode:
authorAntonio Borneo <antonio.borneo@st.com>2020-01-28 10:11:01 +0100
committerPatrick Delaunay <patrick.delaunay@st.com>2020-02-13 17:26:22 +0100
commitdb0cd2d3bcd513d8413a8fa0d721c0dc457a9359 (patch)
tree56c1bcba748767d7d29b60b5f82d481abf9d6730 /configs/trimslice_defconfig
parentd35a5af321f33e6bd5b643e1b0356fc2bfa0ba0b (diff)
ARM: dts: stm32mp1: move FDCAN to PLL4_R
LTDC modifies the clock frequency to adapt it to the display. Such frequency change is not detected by the FDCAN driver that instead cache the value at probe and pretend to use it later. Keep the LTDC alone on PLL4_Q by moving the FDCAN to PLL4_R. Signed-off-by: Antonio Borneo <antonio.borneo@st.com> Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com> Reviewed-by: Patrice Chotard <patrice.chotard@st.com>
Diffstat (limited to 'configs/trimslice_defconfig')
0 files changed, 0 insertions, 0 deletions