summaryrefslogtreecommitdiff
path: root/cpu/mpc8260/pci.c
diff options
context:
space:
mode:
authorWolfgang Denk <wd@denx.de>2006-12-24 01:30:04 +0100
committerWolfgang Denk <wd@denx.de>2006-12-24 01:30:04 +0100
commitbc5556d62b6ebe6cb4302aebec9e7bbf1affd2ea (patch)
treebcb2fa6abc6e2b2ed36a06cd77bb7f869abbe92f /cpu/mpc8260/pci.c
parent1b3c360c235dc684ec06c2d5f183f0a282ce45e2 (diff)
parentfa23044564091f05d9695beb7b5b9a931e7f41a4 (diff)
Merge with /home/hs/TQ/u-boot-dev
Diffstat (limited to 'cpu/mpc8260/pci.c')
-rw-r--r--cpu/mpc8260/pci.c19
1 files changed, 18 insertions, 1 deletions
diff --git a/cpu/mpc8260/pci.c b/cpu/mpc8260/pci.c
index b14fc159be..1edd6fb8dd 100644
--- a/cpu/mpc8260/pci.c
+++ b/cpu/mpc8260/pci.c
@@ -274,7 +274,23 @@ void pci_mpc8250_init (struct pci_controller *hose)
| SIUMCR_CS10PC00
| SIUMCR_BCTLC00
| SIUMCR_MMR11;
-
+#elif defined(CONFIG_TQM8272)
+#if 0
+ immap->im_siu_conf.sc_siumcr = (immap->im_siu_conf.sc_siumcr &
+ ~SIUMCR_LBPC11 &
+ ~SIUMCR_CS10PC11 &
+ ~SIUMCR_LBPC11) |
+ SIUMCR_LBPC01 |
+ SIUMCR_CS10PC01 |
+ SIUMCR_APPC10;
+#else
+#if 0
+ immap->im_siu_conf.sc_siumcr = (immap->im_siu_conf.sc_siumcr |
+ SIUMCR_APPC10);
+#else
+ immap->im_siu_conf.sc_siumcr = 0x88000000;
+#endif
+#endif
#else
/*
* Setting required to enable IRQ1-IRQ7 (SIUMCR [DPPC]),
@@ -288,6 +304,7 @@ void pci_mpc8250_init (struct pci_controller *hose)
SIUMCR_CS10PC01 |
SIUMCR_APPC10;
#endif
+printf("%s siumcr: %x\n", __FUNCTION__, immap->im_siu_conf.sc_siumcr);
/* Make PCI lowest priority */
/* Each 4 bits is a device bus request and the MS 4bits