diff options
| author | wdenk <wdenk> | 2003-09-14 19:08:39 +0000 |
|---|---|---|
| committer | wdenk <wdenk> | 2003-09-14 19:08:39 +0000 |
| commit | 35656de72996bb737d60ae0813f0b8dd4ad366c6 (patch) | |
| tree | 302181223450b0dd525f27165454ed7e899894e8 /include/asm-ppc/processor.h | |
| parent | 200f8c7a4c450f3374c87b5f3a2d29d35c895758 (diff) | |
* Patch by Gleb Natapov, 14 Sep 2003:
enable watchdog support for all MPC824x boards that have a watchdog
* On MPC5200, restrict FEC to a maximum of 10 Mbps to work around the
"Non-octet Aligned Frame" errors we see at 100 Mbps
* Patch by Sharad Gupta, 14 Sep 2003:
fix SPR numbers for upper BAT register ([ID]BAT[4-7][UL])
Diffstat (limited to 'include/asm-ppc/processor.h')
| -rw-r--r-- | include/asm-ppc/processor.h | 32 |
1 files changed, 16 insertions, 16 deletions
diff --git a/include/asm-ppc/processor.h b/include/asm-ppc/processor.h index feaff9468e..73a8a554f7 100644 --- a/include/asm-ppc/processor.h +++ b/include/asm-ppc/processor.h @@ -95,14 +95,14 @@ #define SPRN_DBAT2U 0x21C /* Data BAT 2 Upper Register */ #define SPRN_DBAT3L 0x21F /* Data BAT 3 Lower Register */ #define SPRN_DBAT3U 0x21E /* Data BAT 3 Upper Register */ -#define SPRN_DBAT4L 0x238 /* Data BAT 4 Lower Register */ -#define SPRN_DBAT4U 0x239 /* Data BAT 4 Upper Register */ -#define SPRN_DBAT5L 0x23A /* Data BAT 5 Lower Register */ -#define SPRN_DBAT5U 0x23B /* Data BAT 5 Upper Register */ -#define SPRN_DBAT6L 0x23C /* Data BAT 6 Lower Register */ -#define SPRN_DBAT6U 0x23D /* Data BAT 6 Upper Register */ -#define SPRN_DBAT7L 0x23E /* Data BAT 7 Lower Register */ -#define SPRN_DBAT7U 0x23F /* Data BAT 7 Lower Register */ +#define SPRN_DBAT4L 0x239 /* Data BAT 4 Lower Register */ +#define SPRN_DBAT4U 0x238 /* Data BAT 4 Upper Register */ +#define SPRN_DBAT5L 0x23B /* Data BAT 5 Lower Register */ +#define SPRN_DBAT5U 0x23A /* Data BAT 5 Upper Register */ +#define SPRN_DBAT6L 0x23D /* Data BAT 6 Lower Register */ +#define SPRN_DBAT6U 0x23C /* Data BAT 6 Upper Register */ +#define SPRN_DBAT7L 0x23F /* Data BAT 7 Lower Register */ +#define SPRN_DBAT7U 0x23E /* Data BAT 7 Lower Register */ #define SPRN_DBCR 0x3F2 /* Debug Control Regsiter */ #define DBCR_EDM 0x80000000 #define DBCR_IDM 0x40000000 @@ -203,14 +203,14 @@ #define SPRN_IBAT2U 0x214 /* Instruction BAT 2 Upper Register */ #define SPRN_IBAT3L 0x217 /* Instruction BAT 3 Lower Register */ #define SPRN_IBAT3U 0x216 /* Instruction BAT 3 Upper Register */ -#define SPRN_IBAT4L 0x230 /* Instruction BAT 4 Lower Register */ -#define SPRN_IBAT4U 0x231 /* Instruction BAT 4 Upper Register */ -#define SPRN_IBAT5L 0x232 /* Instruction BAT 5 Lower Register */ -#define SPRN_IBAT5U 0x233 /* Instruction BAT 5 Upper Register */ -#define SPRN_IBAT6L 0x234 /* Instruction BAT 6 Lower Register */ -#define SPRN_IBAT6U 0x235 /* Instruction BAT 6 Upper Register */ -#define SPRN_IBAT7L 0x236 /* Instruction BAT 7 Lower Register */ -#define SPRN_IBAT7U 0x237 /* Instruction BAT 7 Lower Register */ +#define SPRN_IBAT4L 0x231 /* Instruction BAT 4 Lower Register */ +#define SPRN_IBAT4U 0x230 /* Instruction BAT 4 Upper Register */ +#define SPRN_IBAT5L 0x233 /* Instruction BAT 5 Lower Register */ +#define SPRN_IBAT5U 0x232 /* Instruction BAT 5 Upper Register */ +#define SPRN_IBAT6L 0x235 /* Instruction BAT 6 Lower Register */ +#define SPRN_IBAT6U 0x234 /* Instruction BAT 6 Upper Register */ +#define SPRN_IBAT7L 0x237 /* Instruction BAT 7 Lower Register */ +#define SPRN_IBAT7U 0x236 /* Instruction BAT 7 Upper Register */ #define SPRN_ICCR 0x3FB /* Instruction Cache Cacheability Register */ #define ICCR_NOCACHE 0 /* Noncacheable */ #define ICCR_CACHE 1 /* Cacheable */ |