summaryrefslogtreecommitdiff
path: root/include/configs/meson64.h
diff options
context:
space:
mode:
authorNeil Armstrong <narmstrong@baylibre.com>2018-09-05 15:56:12 +0200
committerNeil Armstrong <narmstrong@baylibre.com>2018-11-26 14:40:52 +0100
commit485bba395e00a3a9a250ae1d02abb9cff314e8e7 (patch)
treea49e75ff356647ce79f6121d4995fc53bbbe3dfc /include/configs/meson64.h
parent33e3378091391c90a110d93f4c89044b4461fb99 (diff)
ARM: meson: Add support for AXG family
This patch adds support for the Amlogic AXG SoC, which is very close from the Amlogic GXL SoCs with : - Same 4xCortex-A53 CPUs but clocked at 1.2GHZ max - DDR Interface limited to DDR4 16bit - The whole physical register address space has been moved to 0xfxxxxxxx - The pinctrl setup has changed - The clock tree is different enough to use a different driver Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
Diffstat (limited to 'include/configs/meson64.h')
-rw-r--r--include/configs/meson64.h5
1 files changed, 5 insertions, 0 deletions
diff --git a/include/configs/meson64.h b/include/configs/meson64.h
index 80c883e3f4..f961f43871 100644
--- a/include/configs/meson64.h
+++ b/include/configs/meson64.h
@@ -8,8 +8,13 @@
#define __MESON64_CONFIG_H
/* Generic Interrupt Controller Definitions */
+#if defined(CONFIG_MESON_AXG)
+#define GICD_BASE 0xffc01000
+#define GICC_BASE 0xffc02000
+#else /* MESON GXL and GXBB */
#define GICD_BASE 0xc4301000
#define GICC_BASE 0xc4302000
+#endif
#define CONFIG_CPU_ARMV8
#define CONFIG_REMAKE_ELF