diff options
| author | Marek Vasut <marek.vasut+renesas@gmail.com> | 2017-11-27 06:38:12 +0100 |
|---|---|---|
| committer | Marek Vasut <marek.vasut+renesas@gmail.com> | 2017-11-30 02:34:20 +0100 |
| commit | 61e2ff8e822d73e152cacf60130b86f88eccee6c (patch) | |
| tree | 6c2a1d9b1eed35e1c95c3e0275fe8203852b006f /include/configs/ulcb.h | |
| parent | 8c1b52f4b00b877567e9a9ccb56f74723eb0844f (diff) | |
ARM: rmobile: Clean up ad-hoc clock macros
As we have a proper clock framework driver, these macros are not
needed, so drop them and clean up the whitelist.
Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>
Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
Diffstat (limited to 'include/configs/ulcb.h')
| -rw-r--r-- | include/configs/ulcb.h | 13 |
1 files changed, 1 insertions, 12 deletions
diff --git a/include/configs/ulcb.h b/include/configs/ulcb.h index d6092d5096..c613c733f5 100644 --- a/include/configs/ulcb.h +++ b/include/configs/ulcb.h @@ -17,7 +17,6 @@ /* SCIF */ #define CONFIG_CONS_SCIF2 #define CONFIG_CONS_INDEX 2 -#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_S3D4_CLK_FREQ /* [A] Hyper Flash */ /* use to RPC(SPI Multi I/O Bus Controller) */ @@ -28,14 +27,7 @@ /* Board Clock */ /* XTAL_CLK : 33.33MHz */ -#define RCAR_XTAL_CLK 33333333u -#define CONFIG_SYS_CLK_FREQ RCAR_XTAL_CLK -/* ch0to2 CPclk, ch3to11 S3D2_PEREclk, ch12to14 S3D2_RTclk */ -/* CPclk 16.66MHz, S3D2 133.33MHz , S3D4 66.66MHz */ -#define CONFIG_CP_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2) -#define CONFIG_PLL1_CLK_FREQ (CONFIG_SYS_CLK_FREQ * 192 / 2) -#define CONFIG_S3D2_CLK_FREQ (266666666u/2) -#define CONFIG_S3D4_CLK_FREQ (266666666u/4) +#define CONFIG_SYS_CLK_FREQ 33333333u /* Generic Timer Definitions (use in assembler source) */ #define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */ @@ -65,9 +57,6 @@ unsigned char ulcb_softspi_read(void); #define CONFIG_SYS_I2C_POWERIC_ADDR 0x30 -/* SDHI */ -#define CONFIG_SH_SDHI_FREQ 200000000 - /* Environment in eMMC, at the end of 2nd "boot sector" */ #define CONFIG_ENV_OFFSET (-CONFIG_ENV_SIZE) #define CONFIG_SYS_MMC_ENV_DEV 1 |