diff options
| author | Shengzhou Liu <Shengzhou.Liu@freescale.com> | 2016-01-06 11:26:51 +0800 |
|---|---|---|
| committer | York Sun <york.sun@nxp.com> | 2016-01-25 08:24:14 -0800 |
| commit | 0d3972cfcd6dff18d110d2ee01ad99e3623bfd45 (patch) | |
| tree | cf44538dad352ebcedef94d99a03c432f6d736e8 /include/configs/xilinx-ppc405.h | |
| parent | 12f229ea8f6c8e20f8fd07906eafc853c4c354a9 (diff) | |
fsl/ddr: Add workaround for ERRATUM_A009942
During the receive data training, the DDRC may complete on a
non-optimal setting that could lead to data corruption or
initialization failure.
Workaround: before setting MEM_EN, set DEBUG_29 register with
specific value for different data rates.
Signed-off-by: Shengzhou Liu <Shengzhou.Liu@freescale.com>
Reviewed-by: York Sun <york.sun@nxp.com>
Diffstat (limited to 'include/configs/xilinx-ppc405.h')
0 files changed, 0 insertions, 0 deletions