index
:
uboot-2021-rebase.git
am335x_som_revival
uboot 2021 rebase, to fix booting on modern SD cards, from https://github.com/fifteenhex/u-boot/tree/am335x_som_revival
git repository hosting
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
arch
/
arm
/
mach-socfpga
/
include
Age
Commit message (
Expand
)
Author
2018-11-29
arm: socfpga: fix SPL booting from fpga OnChip RAM
Simon Goldschmidt
2018-10-03
arm: socfpga: Remove unused function socfpga_emac_manage_reset()
Ley Foon Tan
2018-09-15
socfpga: stratix10: fix sdram_calculate_size
Dalon Westergreen
2018-08-24
ARM: socfpga: Reorder Arria10 SPL
Marek Vasut
2018-08-15
arm: socfpga: Fix SYSMGR_FPGAINTF_EMACx bit mask
Ley Foon Tan
2018-08-13
ARM: socfpga: clk: Convert to clock framework
Marek Vasut
2018-08-13
ARM: socfpga: Zap unused reset code
Marek Vasut
2018-08-13
ARM: socfpga: Zap all the UART handling complexity
Marek Vasut
2018-08-13
arm: socfpga: gen5: combine some init code for SPL and U-Boot
Simon Goldschmidt
2018-07-12
ddr: altera: stratix10: Add DDR support for Stratix10 SoC
Ley Foon Tan
2018-07-12
arm: socfpga: stratix10: Add SPL driver for Stratix10 SoC
Ley Foon Tan
2018-07-12
arm: socfpga: stratix10: Add mailbox support for Stratix10 SoC
Ley Foon Tan
2018-07-12
arm: socfpga: misc: Move bridge command to misc common
Ley Foon Tan
2018-05-20
SPDX: Fixup SPDX tags in a few new files
Tom Rini
2018-05-18
arm: socfpga: stratix10: Add pinmux support for Stratix10 SoC
Ley Foon Tan
2018-05-18
arm: socfpga: stratix10: Add reset manager driver for Stratix10 SoC
Ley Foon Tan
2018-05-18
arm: socfpga: stratix10: Add clock manager driver for Stratix10 SoC
Ley Foon Tan
2018-05-18
arm: socfpga: stratix10: Add watchdog and firewall base addresses
Ley Foon Tan
2018-05-18
ARM: socfpga: Fix Documentation errors in scu_registers
Ben Kalo
2018-05-18
ARM: socfpga: Add DDR driver for Arria 10
Tien Fong Chee
2018-05-18
ARM: socfpga: Rename the gen5 sdram driver to more specific name
Tien Fong Chee
2018-05-18
ARM: socfpga: Repair A10 EMAC reset handling
Marek Vasut
2018-05-18
ARM: socfpga: Sync A10 clock manager binding parser
Marek Vasut
2018-05-18
ARM: socfpga: Zap CONFIG_SOCFPGA_VIRTUAL_TARGET
Marek Vasut
2018-05-08
ARM: socfpga: Add boot trampoline for Arria10
Marek Vasut
2018-05-07
SPDX: Convert all of our single license tags to Linux Kernel style
Tom Rini
2018-04-17
arm: socfpga: stratix10: Add base address map for Statix10 SoC
Chin Liang See
2017-11-21
socfpga: boot0 hook: adjust to unified boot0 semantics
Philipp Tomsich
2017-07-26
arm: socfpga: Add FPGA driver support for Arria 10
Tien Fong Chee
2017-07-26
arm: socfpga: Restructure FPGA driver in the preparation to support A10
Tien Fong Chee
2017-07-26
arm: socfpga: Remove unused passing parameter of socfpga_bridges_reset
Tien Fong Chee
2017-05-18
arm: socfpga: Add misc support for Arria 10
Ley Foon Tan
2017-05-18
arm: socfpga: Add pinmux for Arria 10
Ley Foon Tan
2017-05-18
arm: socfpga: Add sdram header file for Arria 10
Ley Foon Tan
2017-05-18
arm: socfpga: Add system manager for Arria 10
Ley Foon Tan
2017-05-18
arm: socfpga: Add clock driver for Arria 10
Ley Foon Tan
2017-05-18
arm: socfpga: Add reset driver support for Arria 10
Ley Foon Tan
2017-05-18
arm: socfpga: Add A10 macros
Ley Foon Tan
2017-05-18
arm: socfpga: Restructure misc driver
Ley Foon Tan
2017-05-18
arm: socfpga: Restructure system manager
Ley Foon Tan
2017-05-18
arm: socfpga: Restructure reset manager driver
Ley Foon Tan
2017-05-18
arm: socfpga: Restructure clock manager driver
Ley Foon Tan
2017-04-14
ARM: socfpga: boot0 hook: remove macro from boot0 header file
Chee, Tien Fong
2017-02-08
arm: socfpga: set the mpuclk divider in the Altera group register
Dinh Nguyen
2016-12-06
ARM: socfpga: Add boot0 hook to prevent SPL corruption
Marek Vasut
2016-10-27
ddr: altera: Configuring SDRAM extra cycles timing parameters
Chin Liang See
2016-04-10
arm: socfpga: Nuke useless include
Marek Vasut
2015-12-22
arm: socfpga: Define NAND reset bit
Marek Vasut
2015-12-20
arm: socfpga: fix up a questionable macro for SDMMC
Dinh Nguyen
2015-11-30
ARM: socfpga: rename the cyclone5 and arria5 base address file
Dinh Nguyen
[next]