summaryrefslogtreecommitdiff
path: root/arch/x86/cpu
AgeCommit message (Expand)Author
2014-12-13x86: Support Intel FSP initialization path in start.SBin Meng
2014-12-13x86: Add post failure codes for bist and carBin Meng
2014-12-13x86: queensbay: Adapt FSP support codesBin Meng
2014-12-13x86: Initial import from Intel FSP release for Queensbay platformBin Meng
2014-12-13x86: Clean up asm-offsetsBin Meng
2014-12-08Replace <compiler.h> with <linux/compiler.h>Masahiro Yamada
2014-11-25x86: Add initial video device init for Intel GMASimon Glass
2014-11-25x86: Add GDT descriptors for option ROMsSimon Glass
2014-11-25x86: ivybridge: Add northbridge init functionsSimon Glass
2014-11-25x86: Add init for model 206AX CPUSimon Glass
2014-11-25x86: Add LAPIC setup codeSimon Glass
2014-11-25x86: Drop old CONFIG_INTEL_CORE_ARCH codeSimon Glass
2014-11-25x86: Refactor interrupt_init()Bin Meng
2014-11-25x86: Remove cpu_init_r() for x86Bin Meng
2014-11-25x86: Call cpu_init_interrupts() from interrupt_init()Bin Meng
2014-11-25x86: Add Intel speedstep and turbo mode codeSimon Glass
2014-11-25x86: ivybridge: Set up XHCI USBSimon Glass
2014-11-25x86: ivybridge: Set up EHCI USBSimon Glass
2014-11-25x86: ivybridge: Add SATA initSimon Glass
2014-11-25x86: ivybridge: Add additional LPC initSimon Glass
2014-11-25x86: ivybridge: Add PCH initSimon Glass
2014-11-25x86: ivybridge: Add support for BD82x6x PCHSimon Glass
2014-11-25x86: pci: Add handlers before and after a PCI hose scanSimon Glass
2014-11-25x86: Factor out common values in the link scriptSimon Glass
2014-11-25x86: Ensure that all relocation data is included in the imageSimon Glass
2014-11-25x86: Remove board_early_init_r()Simon Glass
2014-11-25x86: Add ivybridge directory to MakefileSimon Glass
2014-11-24Merge git://git.denx.de/u-boot-x86Tom Rini
2014-11-23x86: use CONFIG_SYS_COREBOOT to descend into coreboot/ directoryMasahiro Yamada
2014-11-23kbuild: Descend into SOC directory from CPU directoryMasahiro Yamada
2014-11-23linux/kernel.h: sync min, max, min3, max3 macros with LinuxMasahiro Yamada
2014-11-21x86: ivybridge: Implement SDRAM initSimon Glass
2014-11-21x86: ivybridge: Add LAPIC supportSimon Glass
2014-11-21x86: Make show_boot_progress() commonSimon Glass
2014-11-21x86: ivybridge: Add early init for PCH devicesSimon Glass
2014-11-21x86: ivybridge: Perform Intel microcode update on bootSimon Glass
2014-11-21x86: ivybridge: Check BIST value on bootSimon Glass
2014-11-21x86: ivybridge: Perform initial CPU setupSimon Glass
2014-11-21x86: Tidy up coreboot header usageSimon Glass
2014-11-21x86: ivybridge: Add early LPC init so that serial worksSimon Glass
2014-11-21x86: pci: Allow configuration before relocationSimon Glass
2014-11-21x86: ivybridge: Enable PCI in early initSimon Glass
2014-11-21x86: Support use of PCI before relocationSimon Glass
2014-11-21x86: Refactor PCI to permit alternate initSimon Glass
2014-11-21x86: chromebook_link: Implement CAR support (cache as RAM)Simon Glass
2014-11-21x86: Emit post codes in startup code for ChromebooksSimon Glass
2014-11-21x86: Add chromebook_link boardSimon Glass
2014-11-21x86: use CONFIG_SYS_COREBOOT to descend into coreboot/ directoryMasahiro Yamada
2014-11-21x86: Replace fill_processor_name() with cpu_get_name()Simon Glass
2014-11-21x86: Fix a warning with gcc 4.4.4Simon Glass
generated by cgit (git 2.34.1) at 2024-12-26 02:01:41 +0000