summaryrefslogtreecommitdiff
path: root/arch/x86/cpu
AgeCommit message (Expand)Author
2015-01-24x86: ivybridge: Drop the Kconfig MRC cache informationSimon Glass
2015-01-24x86: config: Enable hook for saving MRC configurationSimon Glass
2015-01-24x86: Implement a cache for Memory Reference Code parametersSimon Glass
2015-01-24x86: Use ipchecksum from net/Simon Glass
2015-01-23x86: Fix various code format issues in start16.SBin Meng
2015-01-23x86: Test mtrr support flag before accessing mtrr msrBin Meng
2015-01-23x86: Save mtrr support flag in global dataBin Meng
2015-01-23x86: Add missing DECLARE_GLOBAL_DATA_PTR for mtrr.cBin Meng
2015-01-13x86: coreboot: Configure pci memory regionsBin Meng
2015-01-13x86: coreboot: Move coreboot-specific defines from coreboot.h to KconfigBin Meng
2015-01-13x86: coreboot: Set up timer base correctlyBin Meng
2015-01-13x86: fsp: Drop get_hob_type() and get_hob_length()Bin Meng
2015-01-13x86: ivybridge: Update microcode early in bootSimon Glass
2015-01-13x86: Disable CAR before relocation on platforms that need itSimon Glass
2015-01-13x86: ivybridge: Add a way to turn off the CARSimon Glass
2015-01-13x86: ivybridge: Request MTRRs for DRAM regionsSimon Glass
2015-01-13x86: ivybridge: Set up an MTRR for the video frame bufferSimon Glass
2015-01-13x86: Add support for MTRRsSimon Glass
2015-01-13x86: ivybridge: Drop support for ROM cachingSimon Glass
2015-01-13x86: ivybridge: Only run the Video BIOS when video is enabledSimon Glass
2015-01-12x86: Simplify the fsp hob access functionsBin Meng
2015-01-12pci: Make pci apis usable before relocationBin Meng
2015-01-12x86: Support pci bus scan in the early phaseBin Meng
2015-01-12x86: Add missing DECLARE_GLOBAL_DATA_PTR for pci.cBin Meng
2014-12-18x86: Clean up the FSP support codesBin Meng
2014-12-18x86: crownbay: Add SDHCI supportBin Meng
2014-12-18x86: crownbay: Add SPI flash supportBin Meng
2014-12-18x86: Use consistent name XXX_ADDR for binary blob flash addressBin Meng
2014-12-18x86: Add queensbay and crownbay Kconfig filesBin Meng
2014-12-18x86: Enable the queensbay cpu directory buildBin Meng
2014-12-18x86: Convert microcode format to device-tree-onlySimon Glass
2014-12-18x86: Add basic support to queensbay platform and crownbay boardBin Meng
2014-12-18x86: Correct problems in the microcode loadingSimon Glass
2014-12-18x86: ivybridge: Update the microcodeSimon Glass
2014-12-13x86: Support Intel FSP initialization path in start.SBin Meng
2014-12-13x86: Add post failure codes for bist and carBin Meng
2014-12-13x86: queensbay: Adapt FSP support codesBin Meng
2014-12-13x86: Initial import from Intel FSP release for Queensbay platformBin Meng
2014-12-13x86: Clean up asm-offsetsBin Meng
2014-12-08Replace <compiler.h> with <linux/compiler.h>Masahiro Yamada
2014-11-25x86: Add initial video device init for Intel GMASimon Glass
2014-11-25x86: Add GDT descriptors for option ROMsSimon Glass
2014-11-25x86: ivybridge: Add northbridge init functionsSimon Glass
2014-11-25x86: Add init for model 206AX CPUSimon Glass
2014-11-25x86: Add LAPIC setup codeSimon Glass
2014-11-25x86: Drop old CONFIG_INTEL_CORE_ARCH codeSimon Glass
2014-11-25x86: Refactor interrupt_init()Bin Meng
2014-11-25x86: Remove cpu_init_r() for x86Bin Meng
2014-11-25x86: Call cpu_init_interrupts() from interrupt_init()Bin Meng
2014-11-25x86: Add Intel speedstep and turbo mode codeSimon Glass