summaryrefslogtreecommitdiff
path: root/arch/x86
AgeCommit message (Expand)Author
2015-01-13x86: coreboot: Set up timer base correctlyBin Meng
2015-01-13x86: fsp: Drop get_hob_type() and get_hob_length()Bin Meng
2015-01-13x86: Add an 'mtrr' command to list and adjust MTRRsSimon Glass
2015-01-13x86: ivybridge: Update microcode early in bootSimon Glass
2015-01-13x86: Disable CAR before relocation on platforms that need itSimon Glass
2015-01-13x86: ivybridge: Add a way to turn off the CARSimon Glass
2015-01-13x86: Commit the current MTRRs before relocationSimon Glass
2015-01-13x86: ivybridge: Request MTRRs for DRAM regionsSimon Glass
2015-01-13x86: ivybridge: Set up an MTRR for the video frame bufferSimon Glass
2015-01-13x86: Add support for MTRRsSimon Glass
2015-01-13x86: ivybridge: Drop support for ROM cachingSimon Glass
2015-01-13x86: Tidy up VESA mode numbersSimon Glass
2015-01-13x86: Use cache, don't clear the display in video BIOSSimon Glass
2015-01-13x86: ivybridge: Only run the Video BIOS when video is enabledSimon Glass
2015-01-13x86: Drop RAMTOP KconfigSimon Glass
2015-01-13x86: Correct XIP_ROM_SIZESimon Glass
2015-01-13x86: crownbay: Add pci devices in the dts fileBin Meng
2015-01-13x86: Use ePAPR defined properties for x86-uartBin Meng
2015-01-12x86: Simplify the fsp hob access functionsBin Meng
2015-01-12pci: Make pci apis usable before relocationBin Meng
2015-01-12x86: Support pci bus scan in the early phaseBin Meng
2015-01-12x86: Add missing DECLARE_GLOBAL_DATA_PTR for pci.cBin Meng
2015-01-12x86: Clean up the board dts filesBin Meng
2015-01-12x86: Rename coreboot.dsti to serial.dtsiBin Meng
2015-01-12x86: Remove alex.dts in arch/x86/dtsBin Meng
2014-12-18x86: Clean up the FSP support codesBin Meng
2014-12-18x86: Rename coreboot-serial to x86-serialBin Meng
2014-12-18x86: crownbay: Add SDHCI supportBin Meng
2014-12-18x86: crownbay: Add SPI flash supportBin Meng
2014-12-18x86: Use consistent name XXX_ADDR for binary blob flash addressBin Meng
2014-12-18x86: Add queensbay and crownbay Kconfig filesBin Meng
2014-12-18x86: Enable the queensbay cpu directory buildBin Meng
2014-12-18x86: ich6-gpio: Add Intel Tunnel Creek GPIO supportBin Meng
2014-12-18x86: Convert microcode format to device-tree-onlySimon Glass
2014-12-18x86: Add basic support to queensbay platform and crownbay boardBin Meng
2014-12-18x86: Integrate Tunnel Creek processor microcodeBin Meng
2014-12-18x86: Correct problems in the microcode loadingSimon Glass
2014-12-18x86: ivybridge: Update the microcodeSimon Glass
2014-12-18x86: Move microcode updates into a separate directorySimon Glass
2014-12-15x86: move arch-specific asmlinkage to <asm/linkage.h>Masahiro Yamada
2014-12-13x86: Add a simple command to show FSP HOB informationBin Meng
2014-12-13x86: Support Intel FSP initialization path in start.SBin Meng
2014-12-13x86: Add post failure codes for bist and carBin Meng
2014-12-13x86: queensbay: Adapt FSP support codesBin Meng
2014-12-13x86: Initial import from Intel FSP release for Queensbay platformBin Meng
2014-12-13x86: Add a simple superio driver for SMSC LPC47MBin Meng
2014-12-13x86: Add Intel Crown Bay board dts fileBin Meng
2014-12-13x86: ich6-gpio: Move setup_pch_gpios() to board support codesBin Meng
2014-12-13x86: Clean up asm-offsetsBin Meng
2014-12-13x86: Make ROM_SIZE configurable in KconfigBin Meng
generated by cgit (git 2.34.1) at 2024-12-30 19:51:07 +0000