summaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)Author
2020-05-04Merge tag 'u-boot-imx-20200502' of https://gitlab.denx.de/u-boot/custodians/u...Tom Rini
2020-05-04Merge tag 'u-boot-rockchip-20200501' of https://gitlab.denx.de/u-boot/custodi...Tom Rini
2020-05-01clk: imx: clk-imxrt1050: fix lcdif clock gateGiulio Benetti
2020-05-01clk: rk3399: Set empty for HCLK_SD assigned-clocksJagan Teki
2020-04-30Merge tag 'xilinx-for-v2020.07-rc2' of https://gitlab.denx.de/u-boot/custodia...Tom Rini
2020-04-28Merge tag 'u-boot-amlogic-20200428' of https://gitlab.denx.de/u-boot/custodia...Tom Rini
2020-04-28clk: meson: g12a: add missing SD_EMMC_A controller gatesNeil Armstrong
2020-04-27clk: versal: Fix watchdog clock issueT Karthik Reddy
2020-04-27ARC: HSDK: CGU: add support for timer clockEugeniy Paltsev
2020-04-24clk: actions: Add common clock driverAmit Singh Tomar
2020-04-24arm: dts: sync dts for Action Semi S900Amit Singh Tomar
2020-04-22clk: armada-37xx-periph: fix DDR PHY clock divider valuesMarek Behún
2020-04-18clk: imx: add i.IMXRT1020 clk driverGiulio Benetti
2020-04-18clk: imx: clk-imxrt1050: add set_parent() callbackGiulio Benetti
2020-04-18clk: imx: clk-imxrt1050: setup PLL5 for video in non-SPLGiulio Benetti
2020-04-18clk: imx: clk-imxrt1050: fix typo in clock name "video:"Giulio Benetti
2020-04-18clk: imx: pllv3: add enable_bitGiulio Benetti
2020-04-16Merge tag 'arc-fixes-for-2020.07-rc1' of https://gitlab.denx.de/u-boot/custod...Tom Rini
2020-04-16ARC: HSDK: CGU: fix tunnel clock calculationEugeniy Paltsev
2020-04-16dm: core: remove the duplicated function dm_ofnode_pre_relocPatrick Delaunay
2020-04-15configs: stm32mp1: replace STM32MP1_TRUSTED by TFABOOTPatrick Delaunay
2020-04-13Merge branch 'next'Tom Rini
2020-04-08Merge tag 'u-boot-amlogic-20200406' of https://gitlab.denx.de/u-boot/custodia...Tom Rini
2020-04-07Merge tag 'xilinx-for-v2020.07' of https://gitlab.denx.de/u-boot/custodians/u...Tom Rini
2020-04-06clk: meson: reset mmc clock on probeJerome Brunet
2020-04-06clk: meson-g12a: missing breakHeinrich Schuchardt
2020-04-05clk: socfpga: Read the clock parent's register base in probe functionChee Hong Ang
2020-04-02clk: rk3399: Set empty for vopl assigned-clocksJagan Teki
2020-03-30clk: renesas: Switch to fdtdec_get_addr_size_auto_noparent() on Gen2Marek Vasut
2020-03-24clk: stm32mp1: add SPI5_K supportPatrick Delaunay
2020-03-24clk: stm32mp1: correct CKSELR masksPatrick Delaunay
2020-03-05x86: remove dead code in intel_clk_get_rate()Heinrich Schuchardt
2020-02-28versal: drivers: clk: Fix invalid clock name queriesRajan Vaja
2020-02-14Merge tag 'u-boot-stm32-20200214' of https://gitlab.denx.de/u-boot/custodians...Tom Rini
2020-02-13clk: stm32mp1: solve type issue in stm32mp1_lse_enable and stm32mp1_clktreePatrick Delaunay
2020-02-12CLK: HSDK: fix HDMI clock calculationEugeniy Paltsev
2020-02-12CLK: HSDK: Check for PLL bypass firstlyEugeniy Paltsev
2020-02-11Merge tag 'dm-pull-6feb20' of https://gitlab.denx.de/u-boot/custodians/u-boot-dmTom Rini
2020-02-07x86: Add a clock driver for Intel devicesSimon Glass
2020-02-05dm: core: Create a new header file for 'compat' featuresSimon Glass
2020-02-05dm: core: Require users of devres to include the headerSimon Glass
2020-02-05clk: Rename free() to rfree()Simon Glass
2020-01-30arm: rockchip: Add common cru.hJagan Teki
2020-01-26clk: imx: pllv3: fix potential 'divide by zero' in av_set_rate()Giulio Benetti
2020-01-26clk: imx: pllv3: fix potential 'divide by zero' in av_get_rate()Giulio Benetti
2020-01-26clk: imx: pllv3: fix potential 'divide by zero' in sys_get_rate()Giulio Benetti
2020-01-26clk: Fix error checking of dev_read_addr_ptrSean Anderson
2020-01-26clk: uclass: clk_get_by_name() must not be available if CONFIG_OF_PLATDATA is...Giulio Benetti
2020-01-26clk: show more error info when uclass_get_device_by_namePeng Fan
2020-01-26clk: mediatek: use unsigned type for returning the clk rateFabien Parent
generated by cgit (git 2.34.1) at 2024-12-28 02:41:08 +0000