arch/arm/cpu/armv7/cp15.c


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23

/*
 * (C) Copyright 2015 Texas Insturments
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */

/*
 * CP15 specific code
 */

#include <common.h>
#include <command.h>
#include <asm/system.h>
#include <asm/cache.h>
#include <asm/armv7.h>
#include <linux/compiler.h>

void __weak v7_arch_cp15_set_l2aux_ctrl(u32 l2actlr, u32 cpu_midr,
				     u32 cpu_rev_comb, u32 cpu_variant,
				     u32 cpu_rev)
{
	asm volatile ("mcr p15, 1, %0, c15, c0, 0\n\t" : : "r"(l2actlr));
}