summaryrefslogtreecommitdiff
path: root/arch/mips/dts/ocelot_pcb120.dts
blob: 658719e684f84e3fc4376107401fa546dfcb989e (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2018 Microsemi Corporation
 */

/dts-v1/;
#include "mscc,ocelot_pcb.dtsi"

/ {
	model = "Ocelot PCB120 Reference Board";
	compatible = "mscc,ocelot-pcb120", "mscc,ocelot";

	chosen {
		stdout-path = "serial0:115200n8";
	};

	gpio-leds {
		compatible = "gpio-leds";

		poe_green {
			label = "pcb120:green:poe";
			gpios = <&sgpio 44 1>; /* p12.1 */
			default-state = "off";
		};

		poe_red {
			label = "pcb120:red:poe";
			gpios = <&sgpio 12 1>; /* p12.0 */
			default-state = "off";
		};

		alarm_green {
			label = "pcb120:green:alarm";
			gpios = <&sgpio 45 1>; /* p13.1 */
			default-state = "off";
		};

		alarm_red {
			label = "pcb120:red:alarm";
			gpios = <&sgpio 13 1>; /* p13.0 */
			default-state = "off";
		};

		dc_a_green {
			label = "pcb120:green:dc_a";
			gpios = <&sgpio 46 1>; /* p14.1 */
			default-state = "off";
		};

		dc_a_red {
			label = "pcb120:red:dc_a";
			gpios = <&sgpio 14 1>; /* p14.0 */
			default-state = "off";
		};

		dc_b_green {
			label = "pcb120:green:dc_b";
			gpios = <&sgpio 47 1>; /* p15.1 */
			default-state = "off";
		};

		dc_b_red {
			label = "pcb120:red:dc_b";
			gpios = <&sgpio 15 1>; /* p15.0 */
			default-state = "off";
		};

		status_green {
			label = "pcb120:green:status";
			gpios = <&sgpio 48 1>; /* p16.1 */
			default-state = "on";
		};

		status_red {
			label = "pcb120:red:alarm";
			gpios = <&sgpio 16 1>; /* p16.0 */
			default-state = "off";
		};

	};

};

&sgpio {
	status = "okay";
	mscc,sgpio-ports = <0x000FFFFF>;
};