summaryrefslogtreecommitdiff
path: root/arch/mips/mach-mscc/Kconfig
blob: fc6aa037dd595cf79e19f45a3c8c7940c66c1d4c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
# SPDX-License-Identifier: (GPL-2.0+ OR MIT)

menu "MSCC VCore-III platforms"
	depends on ARCH_MSCC

config SOC_VCOREIII
	select MIPS_TUNE_24KC
	select ROM_EXCEPTION_VECTORS
	select SUPPORTS_BIG_ENDIAN
	select SUPPORTS_CPU_MIPS32_R1
	select SUPPORTS_CPU_MIPS32_R2
	select SUPPORTS_LITTLE_ENDIAN
	bool

config SYS_SOC
	default "mscc"

choice

	prompt "SOC Family Variant"

config SOC_OCELOT
	bool "Ocelot SOC Family"
	select SOC_VCOREIII
	select DESIGNWARE_SPI
	help
	  This supports MSCC Ocelot family of SOCs.

config SOC_LUTON
	bool "Luton SOC Family"
	select SOC_VCOREIII
	select MSCC_BITBANG_SPI_GPIO
	help
	  This supports MSCC Luton family of SOCs.

config SOC_JR2
	bool "Jaguar2 SOC Family"
	select SOC_VCOREIII
	select DESIGNWARE_SPI
	help
	  This supports MSCC Jaguar2 family of SOCs.

endchoice

config SYS_CONFIG_NAME
	default "vcoreiii"

choice
	prompt "DDR type"

config DDRTYPE_H5TQ4G63MFR
	bool "Hynix H5TQ4G63MFR-PBC (4Gbit, DDR3-800, 256Mbitx16)"

config DDRTYPE_MT41K256M16
	bool "Micron MT41K256M16 (4Gbit, DDR3L-800, 256Mbitx16)"

config DDRTYPE_H5TQ1G63BFA
	bool "Hynix H5TQ1G63BFA (1Gbit DDR3, x16)"

config DDRTYPE_MT41J128M16HA
	bool "Micron MT41J128M16HA-15E:D (2Gbit DDR3, x16)"

config DDRTYPE_MT41K128M16JT
	bool "Micron MT41K128M16JT-125 (2Gbit DDR3L, 128Mbitx16)"

config DDRTYPE_MT47H128M8HQ
	bool "Micron MT47H128M8-3 (1Gbit, DDR-533@CL4 @ 4.80ns 16Mbisx8x8)"

endchoice

source "board/mscc/ocelot/Kconfig"

source "board/mscc/luton/Kconfig"

source "board/mscc/jr2/Kconfig"

endmenu