arch/riscv/include/asm/syscon.h


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19

/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright (C) 2018, Bin Meng <bmeng.cn@gmail.com>
 */

#ifndef _ASM_SYSCON_H
#define _ASM_SYSCON_H

/*
 * System controllers in a RISC-V system
 *
 * So far only SiFive's Core Local Interruptor (CLINT) is defined.
 */
enum {
	RISCV_NONE,
	RISCV_SYSCON_CLINT,	/* Core Local Interruptor (CLINT) */
};

#endif /* _ASM_SYSCON_H */