1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright (C) 2016 Google, Inc
*/
#include <common.h>
#include <dm.h>
#include <errno.h>
#include <fdtdec.h>
#include <log.h>
#include <pch.h>
#include <pci.h>
#include <asm/cpu.h>
#include <asm/gpio.h>
#include <asm/io.h>
#include <asm/pci.h>
#include <dm/pinctrl.h>
DECLARE_GLOBAL_DATA_PTR;
#define GPIO_USESEL_OFFSET(x) (x)
#define GPIO_IOSEL_OFFSET(x) (x + 4)
#define GPIO_LVL_OFFSET(x) ((x) ? (x) + 8 : 0xc)
#define GPI_INV 0x2c
#define IOPAD_MODE_MASK 0x7
#define IOPAD_PULL_ASSIGN_SHIFT 7
#define IOPAD_PULL_ASSIGN_MASK (0x3 << IOPAD_PULL_ASSIGN_SHIFT)
#define IOPAD_PULL_STRENGTH_SHIFT 9
#define IOPAD_PULL_STRENGTH_MASK (0x3 << IOPAD_PULL_STRENGTH_SHIFT)
static int ich6_pinctrl_set_value(uint16_t base, unsigned offset, int value)
{
if (value)
setio_32(base, 1UL << offset);
else
clrio_32(base, 1UL << offset);
return 0;
}
static int ich6_pinctrl_set_function(uint16_t base, unsigned offset, int func)
{
if (func)
setio_32(base, 1UL << offset);
else
clrio_32(base, 1UL << offset);
return 0;
}
static int ich6_pinctrl_set_direction(uint16_t base, unsigned offset, int dir)
{
if (!dir)
setio_32(base, 1UL << offset);
else
clrio_32(base, 1UL << offset);
return 0;
}
static int ich6_pinctrl_cfg_pin(s32 gpiobase, s32 iobase, int pin_node)
{
bool is_gpio, invert;
u32 gpio_offset[2];
int pad_offset;
int dir, val;
int ret;
/*
* GPIO node is not mandatory, so we only do the pinmuxing if the
* node exists.
*/
ret = fdtdec_get_int_array(gd->fdt_blob, pin_node, "gpio-offset",
gpio_offset, 2);
if (!ret) {
/* Do we want to force the GPIO mode? */
is_gpio = fdtdec_get_bool(gd->fdt_blob, pin_node, "mode-gpio");
if (is_gpio)
ich6_pinctrl_set_function(GPIO_USESEL_OFFSET(gpiobase) +
gpio_offset[0], gpio_offset[1],
1);
dir = fdtdec_get_int(gd->fdt_blob, pin_node, "direction", -1);
if (dir != -1)
ich6_pinctrl_set_direction(GPIO_IOSEL_OFFSET(gpiobase) +
gpio_offset[0], gpio_offset[1],
dir);
val = fdtdec_get_int(gd->fdt_blob, pin_node, "output-value",
-1);
if (val != -1)
ich6_pinctrl_set_value(GPIO_LVL_OFFSET(gpiobase) +
gpio_offset[0], gpio_offset[1],
val);
invert = fdtdec_get_bool(gd->fdt_blob, pin_node, "invert");
if (invert)
setio_32(gpiobase + GPI_INV, 1 << gpio_offset[1]);
debug("gpio %#x bit %d, is_gpio %d, dir %d, val %d, invert %d\n",
gpio_offset[0], gpio_offset[1], is_gpio, dir, val,
invert);
}
/* if iobase is present, let's configure the pad */
if (iobase != -1) {
ulong iobase_addr;
/*
* The offset for the same pin for the IOBASE and GPIOBASE are
* different, so instead of maintaining a lookup table,
* the device tree should provide directly the correct
* value for both mapping.
*/
pad_offset = fdtdec_get_int(gd->fdt_blob, pin_node,
"pad-offset", -1);
if (pad_offset == -1)
return 0;
/* compute the absolute pad address */
iobase_addr = iobase + pad_offset;
/*
* Do we need to set a specific function mode?
* If someone put also 'mode-gpio', this option will
* be just ignored by the controller
*/
val = fdtdec_get_int(gd->fdt_blob, pin_node, "mode-func", -1);
if (val != -1)
clrsetbits_le32(iobase_addr, IOPAD_MODE_MASK, val);
/* Configure the pull-up/down if needed */
val = fdtdec_get_int(gd->fdt_blob, pin_node, "pull-assign", -1);
if (val != -1)
clrsetbits_le32(iobase_addr,
IOPAD_PULL_ASSIGN_MASK,
val << IOPAD_PULL_ASSIGN_SHIFT);
val = fdtdec_get_int(gd->fdt_blob, pin_node, "pull-strength",
-1);
if (val != -1)
clrsetbits_le32(iobase_addr,
IOPAD_PULL_STRENGTH_MASK,
val << IOPAD_PULL_STRENGTH_SHIFT);
debug("%s: pad cfg [0x%x]: %08x\n", __func__, pad_offset,
readl(iobase_addr));
}
return 0;
}
static int ich6_pinctrl_probe(struct udevice *dev)
{
struct udevice *pch;
int pin_node;
int ret;
u32 gpiobase;
u32 iobase = -1;
debug("%s: start\n", __func__);
ret = uclass_first_device(UCLASS_PCH, &pch);
if (ret)
return ret;
if (!pch)
return -ENODEV;
/*
* Get the memory/io base address to configure every pins.
* IOBASE is used to configure the mode/pads
* GPIOBASE is used to configure the direction and default value
*/
ret = pch_get_gpio_base(pch, &gpiobase);
if (ret) {
debug("%s: invalid GPIOBASE address (%08x)\n", __func__,
gpiobase);
return -EINVAL;
}
/*
* Get the IOBASE, this is not mandatory as this is not
* supported by all the CPU
*/
ret = pch_get_io_base(pch, &iobase);
if (ret && ret != -ENOSYS) {
debug("%s: invalid IOBASE address (%08x)\n", __func__, iobase);
return -EINVAL;
}
for (pin_node = fdt_first_subnode(gd->fdt_blob, dev_of_offset(dev));
pin_node > 0;
pin_node = fdt_next_subnode(gd->fdt_blob, pin_node)) {
/* Configure the pin */
ret = ich6_pinctrl_cfg_pin(gpiobase, iobase, pin_node);
if (ret != 0) {
debug("%s: invalid configuration for the pin %d\n",
__func__, pin_node);
return ret;
}
}
debug("%s: done\n", __func__);
return 0;
}
static const struct udevice_id ich6_pinctrl_match[] = {
{ .compatible = "intel,x86-pinctrl", .data = X86_SYSCON_PINCONF },
{ /* sentinel */ }
};
U_BOOT_DRIVER(ich6_pinctrl) = {
.name = "ich6_pinctrl",
.id = UCLASS_SYSCON,
.of_match = ich6_pinctrl_match,
.probe = ich6_pinctrl_probe,
};
|
