1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
|
// SPDX-License-Identifier: GPL-2.0+
/*
* Texas Instruments K3 AM65 Ethernet Switch SubSystem Driver
*
* Copyright (C) 2019, Texas Instruments, Incorporated
*
*/
#include <common.h>
#include <malloc.h>
#include <asm/cache.h>
#include <asm/io.h>
#include <asm/processor.h>
#include <clk.h>
#include <dm.h>
#include <dm/device_compat.h>
#include <dm/lists.h>
#include <dma-uclass.h>
#include <dm/of_access.h>
#include <miiphy.h>
#include <net.h>
#include <phy.h>
#include <power-domain.h>
#include <linux/bitops.h>
#include <linux/soc/ti/ti-udma.h>
#include "cpsw_mdio.h"
#define AM65_CPSW_CPSWNU_MAX_PORTS 2
#define AM65_CPSW_SS_BASE 0x0
#define AM65_CPSW_SGMII_BASE 0x100
#define AM65_CPSW_MDIO_BASE 0xf00
#define AM65_CPSW_XGMII_BASE 0x2100
#define AM65_CPSW_CPSW_NU_BASE 0x20000
#define AM65_CPSW_CPSW_NU_ALE_BASE 0x1e000
#define AM65_CPSW_CPSW_NU_PORTS_OFFSET 0x1000
#define AM65_CPSW_CPSW_NU_PORT_MACSL_OFFSET 0x330
#define AM65_CPSW_MDIO_BUS_FREQ_DEF 1000000
#define AM65_CPSW_CTL_REG 0x4
#define AM65_CPSW_STAT_PORT_EN_REG 0x14
#define AM65_CPSW_PTYPE_REG 0x18
#define AM65_CPSW_CTL_REG_P0_ENABLE BIT(2)
#define AM65_CPSW_CTL_REG_P0_TX_CRC_REMOVE BIT(13)
#define AM65_CPSW_CTL_REG_P0_RX_PAD BIT(14)
#define AM65_CPSW_P0_FLOW_ID_REG 0x8
#define AM65_CPSW_PN_RX_MAXLEN_REG 0x24
#define AM65_CPSW_PN_REG_SA_L 0x308
#define AM65_CPSW_PN_REG_SA_H 0x30c
#define AM65_CPSW_ALE_CTL_REG 0x8
#define AM65_CPSW_ALE_CTL_REG_ENABLE BIT(31)
#define AM65_CPSW_ALE_CTL_REG_RESET_TBL BIT(30)
#define AM65_CPSW_ALE_CTL_REG_BYPASS BIT(4)
#define AM65_CPSW_ALE_PN_CTL_REG(x) (0x40 + (x) * 4)
#define AM65_CPSW_ALE_PN_CTL_REG_MODE_FORWARD 0x3
#define AM65_CPSW_ALE_PN_CTL_REG_MAC_ONLY BIT(11)
#define AM65_CPSW_MACSL_CTL_REG 0x0
#define AM65_CPSW_MACSL_CTL_REG_IFCTL_A BIT(15)
#define AM65_CPSW_MACSL_CTL_EXT_EN BIT(18)
#define AM65_CPSW_MACSL_CTL_REG_GIG BIT(7)
#define AM65_CPSW_MACSL_CTL_REG_GMII_EN BIT(5)
#define AM65_CPSW_MACSL_CTL_REG_LOOPBACK BIT(1)
#define AM65_CPSW_MACSL_CTL_REG_FULL_DUPLEX BIT(0)
#define AM65_CPSW_MACSL_RESET_REG 0x8
#define AM65_CPSW_MACSL_RESET_REG_RESET BIT(0)
#define AM65_CPSW_MACSL_STATUS_REG 0x4
#define AM65_CPSW_MACSL_RESET_REG_PN_IDLE BIT(31)
#define AM65_CPSW_MACSL_RESET_REG_PN_E_IDLE BIT(30)
#define AM65_CPSW_MACSL_RESET_REG_PN_P_IDLE BIT(29)
#define AM65_CPSW_MACSL_RESET_REG_PN_TX_IDLE BIT(28)
#define AM65_CPSW_MACSL_RESET_REG_IDLE_MASK \
(AM65_CPSW_MACSL_RESET_REG_PN_IDLE | \
AM65_CPSW_MACSL_RESET_REG_PN_E_IDLE | \
AM65_CPSW_MACSL_RESET_REG_PN_P_IDLE | \
AM65_CPSW_MACSL_RESET_REG_PN_TX_IDLE)
#define AM65_CPSW_CPPI_PKT_TYPE 0x7
struct am65_cpsw_port {
fdt_addr_t port_base;
fdt_addr_t macsl_base;
bool disabled;
u32 mac_control;
};
struct am65_cpsw_common {
struct udevice *dev;
fdt_addr_t ss_base;
fdt_addr_t cpsw_base;
fdt_addr_t mdio_base;
fdt_addr_t ale_base;
fdt_addr_t gmii_sel;
fdt_addr_t mac_efuse;
struct clk fclk;
struct power_domain pwrdmn;
u32 port_num;
struct am65_cpsw_port ports[AM65_CPSW_CPSWNU_MAX_PORTS];
struct mii_dev *bus;
u32 bus_freq;
struct dma dma_tx;
struct dma dma_rx;
u32 rx_next;
u32 rx_pend;
bool started;
};
struct am65_cpsw_priv {
struct udevice *dev;
struct am65_cpsw_common *cpsw_common;
u32 port_id;
struct phy_device *phydev;
bool has_phy;
ofnode phy_node;
u32 phy_addr;
};
#ifdef PKTSIZE_ALIGN
#define UDMA_RX_BUF_SIZE PKTSIZE_ALIGN
#else
#define UDMA_RX_BUF_SIZE ALIGN(1522, ARCH_DMA_MINALIGN)
#endif
#ifdef PKTBUFSRX
#define UDMA_RX_DESC_NUM PKTBUFSRX
#else
#define UDMA_RX_DESC_NUM 4
#endif
#define mac_hi(mac) (((mac)[0] << 0) | ((mac)[1] << 8) | \
((mac)[2] << 16) | ((mac)[3] << 24))
#define mac_lo(mac) (((mac)[4] << 0) | ((mac)[5] << 8))
static void am65_cpsw_set_sl_mac(struct am65_cpsw_port *slave,
unsigned char *addr)
{
writel(mac_hi(addr),
slave->port_base + AM65_CPSW_PN_REG_SA_H);
writel(mac_lo(addr),
slave->port_base + AM65_CPSW_PN_REG_SA_L);
}
int am65_cpsw_macsl_reset(struct am65_cpsw_port *slave)
{
u32 i = 100;
/* Set the soft reset bit */
writel(AM65_CPSW_MACSL_RESET_REG_RESET,
slave->macsl_base + AM65_CPSW_MACSL_RESET_REG);
while ((readl(slave->macsl_base + AM65_CPSW_MACSL_RESET_REG) &
AM65_CPSW_MACSL_RESET_REG_RESET) && i--)
cpu_relax();
/* Timeout on the reset */
return i;
}
static int am65_cpsw_macsl_wait_for_idle(struct am65_cpsw_port *slave)
{
u32 i = 100;
while ((readl(slave->macsl_base + AM65_CPSW_MACSL_STATUS_REG) &
AM65_CPSW_MACSL_RESET_REG_IDLE_MASK) && i--)
cpu_relax();
return i;
}
static int am65_cpsw_update_link(struct am65_cpsw_priv *priv)
{
struct am65_cpsw_common *common = priv->cpsw_common;
struct am65_cpsw_port *port = &common->ports[priv->port_id];
struct phy_device *phy = priv->phydev;
u32 mac_control = 0;
if (phy->link) { /* link up */
mac_control = /*AM65_CPSW_MACSL_CTL_REG_LOOPBACK |*/
AM65_CPSW_MACSL_CTL_REG_GMII_EN;
if (phy->speed == 1000)
mac_control |= AM65_CPSW_MACSL_CTL_REG_GIG;
if (phy->speed == 10 && phy_interface_is_rgmii(phy))
/* Can be used with in band mode only */
mac_control |= AM65_CPSW_MACSL_CTL_EXT_EN;
if (phy->duplex == DUPLEX_FULL)
mac_control |= AM65_CPSW_MACSL_CTL_REG_FULL_DUPLEX;
if (phy->speed == 100)
mac_control |= AM65_CPSW_MACSL_CTL_REG_IFCTL_A;
}
if (mac_control == port->mac_control)
goto out;
if (mac_control) {
printf("link up on port %d, speed %d, %s duplex\n",
priv->port_id, phy->speed,
(phy->duplex == DUPLEX_FULL) ? "full" : "half");
} else {
printf("link down on port %d\n", priv->port_id);
}
writel(mac_control, port->macsl_base + AM65_CPSW_MACSL_CTL_REG);
port->mac_control = mac_control;
out:
return phy->link;
}
#define AM65_GMII_SEL_MODE_MII 0
#define AM65_GMII_SEL_MODE_RMII 1
#define AM65_GMII_SEL_MODE_RGMII 2
#define AM65_GMII_SEL_RGMII_IDMODE BIT(4)
static void am65_cpsw_gmii_sel_k3(struct am65_cpsw_priv *priv,
phy_interface_t phy_mode, int slave)
{
struct am65_cpsw_common *common = priv->cpsw_common;
u32 reg;
u32 mode = 0;
bool rgmii_id = false;
reg = readl(common->gmii_sel);
dev_dbg(common->dev, "old gmii_sel: %08x\n", reg);
switch (phy_mode) {
case PHY_INTERFACE_MODE_RMII:
mode = AM65_GMII_SEL_MODE_RMII;
break;
case PHY_INTERFACE_MODE_RGMII:
case PHY_INTERFACE_MODE_RGMII_RXID:
mode = AM65_GMII_SEL_MODE_RGMII;
break;
case PHY_INTERFACE_MODE_RGMII_ID:
case PHY_INTERFACE_MODE_RGMII_TXID:
mode = AM65_GMII_SEL_MODE_RGMII;
rgmii_id = true;
break;
default:
dev_warn(common->dev,
"Unsupported PHY mode: %u. Defaulting to MII.\n",
phy_mode);
/* fallthrough */
case PHY_INTERFACE_MODE_MII:
mode = AM65_GMII_SEL_MODE_MII;
break;
};
if (rgmii_id)
mode |= AM65_GMII_SEL_RGMII_IDMODE;
reg = mode;
dev_dbg(common->dev, "gmii_sel PHY mode: %u, new gmii_sel: %08x\n",
phy_mode, reg);
writel(reg, common->gmii_sel);
reg = readl(common->gmii_sel);
if (reg != mode)
dev_err(common->dev,
"gmii_sel PHY mode NOT SET!: requested: %08x, gmii_sel: %08x\n",
mode, reg);
}
static int am65_cpsw_start(struct udevice *dev)
{
struct eth_pdata *pdata = dev_get_platdata(dev);
struct am65_cpsw_priv *priv = dev_get_priv(dev);
struct am65_cpsw_common *common = priv->cpsw_common;
struct am65_cpsw_port *port = &common->ports[priv->port_id];
struct am65_cpsw_port *port0 = &common->ports[0];
struct ti_udma_drv_chan_cfg_data *dma_rx_cfg_data;
int ret, i;
ret = power_domain_on(&common->pwrdmn);
if (ret) {
dev_err(dev, "power_domain_on() failed %d\n", ret);
goto out;
}
ret = clk_enable(&common->fclk);
if (ret) {
dev_err(dev, "clk enabled failed %d\n", ret);
goto err_off_pwrdm;
}
common->rx_next = 0;
common->rx_pend = 0;
ret = dma_get_by_name(common->dev, "tx0", &common->dma_tx);
if (ret) {
dev_err(dev, "TX dma get failed %d\n", ret);
goto err_off_clk;
}
ret = dma_get_by_name(common->dev, "rx", &common->dma_rx);
if (ret) {
dev_err(dev, "RX dma get failed %d\n", ret);
goto err_free_tx;
}
for (i = 0; i < UDMA_RX_DESC_NUM; i++) {
ret = dma_prepare_rcv_buf(&common->dma_rx,
net_rx_packets[i],
UDMA_RX_BUF_SIZE);
if (ret) {
dev_err(dev, "RX dma add buf failed %d\n", ret);
goto err_free_tx;
}
}
ret = dma_enable(&common->dma_tx);
if (ret) {
dev_err(dev, "TX dma_enable failed %d\n", ret);
goto err_free_rx;
}
ret = dma_enable(&common->dma_rx);
if (ret) {
dev_err(dev, "RX dma_enable failed %d\n", ret);
goto err_dis_tx;
}
/* Control register */
writel(AM65_CPSW_CTL_REG_P0_ENABLE |
AM65_CPSW_CTL_REG_P0_TX_CRC_REMOVE |
AM65_CPSW_CTL_REG_P0_RX_PAD,
common->cpsw_base + AM65_CPSW_CTL_REG);
/* disable priority elevation */
writel(0, common->cpsw_base + AM65_CPSW_PTYPE_REG);
/* enable statistics */
writel(BIT(0) | BIT(priv->port_id),
common->cpsw_base + AM65_CPSW_STAT_PORT_EN_REG);
/* Port 0 length register */
writel(PKTSIZE_ALIGN, port0->port_base + AM65_CPSW_PN_RX_MAXLEN_REG);
/* set base flow_id */
dma_get_cfg(&common->dma_rx, 0, (void **)&dma_rx_cfg_data);
writel(dma_rx_cfg_data->flow_id_base,
port0->port_base + AM65_CPSW_P0_FLOW_ID_REG);
dev_info(dev, "K3 CPSW: rflow_id_base: %u\n",
dma_rx_cfg_data->flow_id_base);
/* Reset and enable the ALE */
writel(AM65_CPSW_ALE_CTL_REG_ENABLE | AM65_CPSW_ALE_CTL_REG_RESET_TBL |
AM65_CPSW_ALE_CTL_REG_BYPASS,
common->ale_base + AM65_CPSW_ALE_CTL_REG);
/* port 0 put into forward mode */
writel(AM65_CPSW_ALE_PN_CTL_REG_MODE_FORWARD,
common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(0));
/* PORT x configuration */
/* Port x Max length register */
writel(PKTSIZE_ALIGN, port->port_base + AM65_CPSW_PN_RX_MAXLEN_REG);
/* Port x set mac */
am65_cpsw_set_sl_mac(port, pdata->enetaddr);
/* Port x ALE: mac_only, Forwarding */
writel(AM65_CPSW_ALE_PN_CTL_REG_MAC_ONLY |
AM65_CPSW_ALE_PN_CTL_REG_MODE_FORWARD,
common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(priv->port_id));
port->mac_control = 0;
if (!am65_cpsw_macsl_reset(port)) {
dev_err(dev, "mac_sl reset failed\n");
ret = -EFAULT;
goto err_dis_rx;
}
ret = phy_startup(priv->phydev);
if (ret) {
dev_err(dev, "phy_startup failed\n");
goto err_dis_rx;
}
ret = am65_cpsw_update_link(priv);
if (!ret) {
ret = -ENODEV;
goto err_phy_shutdown;
}
common->started = true;
return 0;
err_phy_shutdown:
phy_shutdown(priv->phydev);
err_dis_rx:
/* disable ports */
writel(0, common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(priv->port_id));
writel(0, common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(0));
if (!am65_cpsw_macsl_wait_for_idle(port))
dev_err(dev, "mac_sl idle timeout\n");
writel(0, port->macsl_base + AM65_CPSW_MACSL_CTL_REG);
writel(0, common->ale_base + AM65_CPSW_ALE_CTL_REG);
writel(0, common->cpsw_base + AM65_CPSW_CTL_REG);
dma_disable(&common->dma_rx);
err_dis_tx:
dma_disable(&common->dma_tx);
err_free_rx:
dma_free(&common->dma_rx);
err_free_tx:
dma_free(&common->dma_tx);
err_off_clk:
clk_disable(&common->fclk);
err_off_pwrdm:
power_domain_off(&common->pwrdmn);
out:
dev_err(dev, "%s end error\n", __func__);
return ret;
}
static int am65_cpsw_send(struct udevice *dev, void *packet, int length)
{
struct am65_cpsw_priv *priv = dev_get_priv(dev);
struct am65_cpsw_common *common = priv->cpsw_common;
struct ti_udma_drv_packet_data packet_data;
int ret;
packet_data.pkt_type = AM65_CPSW_CPPI_PKT_TYPE;
packet_data.dest_tag = priv->port_id;
ret = dma_send(&common->dma_tx, packet, length, &packet_data);
if (ret) {
dev_err(dev, "TX dma_send failed %d\n", ret);
return ret;
}
return 0;
}
static int am65_cpsw_recv(struct udevice *dev, int flags, uchar **packetp)
{
struct am65_cpsw_priv *priv = dev_get_priv(dev);
struct am65_cpsw_common *common = priv->cpsw_common;
/* try to receive a new packet */
return dma_receive(&common->dma_rx, (void **)packetp, NULL);
}
static int am65_cpsw_free_pkt(struct udevice *dev, uchar *packet, int length)
{
struct am65_cpsw_priv *priv = dev_get_priv(dev);
struct am65_cpsw_common *common = priv->cpsw_common;
int ret;
if (length > 0) {
u32 pkt = common->rx_next % UDMA_RX_DESC_NUM;
ret = dma_prepare_rcv_buf(&common->dma_rx,
net_rx_packets[pkt],
UDMA_RX_BUF_SIZE);
if (ret)
dev_err(dev, "RX dma free_pkt failed %d\n", ret);
common->rx_next++;
}
return 0;
}
static void am65_cpsw_stop(struct udevice *dev)
{
struct am65_cpsw_priv *priv = dev_get_priv(dev);
struct am65_cpsw_common *common = priv->cpsw_common;
struct am65_cpsw_port *port = &common->ports[priv->port_id];
if (!common->started)
return;
phy_shutdown(priv->phydev);
writel(0, common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(priv->port_id));
writel(0, common->ale_base + AM65_CPSW_ALE_PN_CTL_REG(0));
if (!am65_cpsw_macsl_wait_for_idle(port))
dev_err(dev, "mac_sl idle timeout\n");
writel(0, port->macsl_base + AM65_CPSW_MACSL_CTL_REG);
writel(0, common->ale_base + AM65_CPSW_ALE_CTL_REG);
writel(0, common->cpsw_base + AM65_CPSW_CTL_REG);
dma_disable(&common->dma_tx);
dma_free(&common->dma_tx);
dma_disable(&common->dma_rx);
dma_free(&common->dma_rx);
common->started = false;
}
static int am65_cpsw_read_rom_hwaddr(struct udevice *dev)
{
struct am65_cpsw_priv *priv = dev_get_priv(dev);
struct am65_cpsw_common *common = priv->cpsw_common;
struct eth_pdata *pdata = dev_get_platdata(dev);
u32 mac_hi, mac_lo;
if (common->mac_efuse == FDT_ADDR_T_NONE)
return -1;
mac_lo = readl(common->mac_efuse);
mac_hi = readl(common->mac_efuse + 4);
pdata->enetaddr[0] = (mac_hi >> 8) & 0xff;
pdata->enetaddr[1] = mac_hi & 0xff;
pdata->enetaddr[2] = (mac_lo >> 24) & 0xff;
pdata->enetaddr[3] = (mac_lo >> 16) & 0xff;
pdata->enetaddr[4] = (mac_lo >> 8) & 0xff;
pdata->enetaddr[5] = mac_lo & 0xff;
return 0;
}
static const struct eth_ops am65_cpsw_ops = {
.start = am65_cpsw_start,
.send = am65_cpsw_send,
.recv = am65_cpsw_recv,
.free_pkt = am65_cpsw_free_pkt,
.stop = am65_cpsw_stop,
.read_rom_hwaddr = am65_cpsw_read_rom_hwaddr,
};
static int am65_cpsw_mdio_init(struct udevice *dev)
{
struct am65_cpsw_priv *priv = dev_get_priv(dev);
struct am65_cpsw_common *cpsw_common = priv->cpsw_common;
if (!priv->has_phy || cpsw_common->bus)
return 0;
cpsw_common->bus = cpsw_mdio_init(dev->name,
cpsw_common->mdio_base,
cpsw_common->bus_freq,
clk_get_rate(&cpsw_common->fclk));
if (!cpsw_common->bus)
return -EFAULT;
return 0;
}
static int am65_cpsw_phy_init(struct udevice *dev)
{
struct am65_cpsw_priv *priv = dev_get_priv(dev);
struct am65_cpsw_common *cpsw_common = priv->cpsw_common;
struct eth_pdata *pdata = dev_get_platdata(dev);
struct phy_device *phydev;
u32 supported = PHY_GBIT_FEATURES;
int ret;
phydev = phy_connect(cpsw_common->bus,
priv->phy_addr,
priv->dev,
pdata->phy_interface);
if (!phydev) {
dev_err(dev, "phy_connect() failed\n");
return -ENODEV;
}
phydev->supported &= supported;
if (pdata->max_speed) {
ret = phy_set_supported(phydev, pdata->max_speed);
if (ret)
return ret;
}
phydev->advertising = phydev->supported;
if (ofnode_valid(priv->phy_node))
phydev->node = priv->phy_node;
priv->phydev = phydev;
ret = phy_config(phydev);
if (ret < 0)
pr_err("phy_config() failed: %d", ret);
return ret;
}
static int am65_cpsw_ofdata_parse_phy(struct udevice *dev, ofnode port_np)
{
struct eth_pdata *pdata = dev_get_platdata(dev);
struct am65_cpsw_priv *priv = dev_get_priv(dev);
struct ofnode_phandle_args out_args;
const char *phy_mode;
int ret = 0;
phy_mode = ofnode_read_string(port_np, "phy-mode");
if (phy_mode) {
pdata->phy_interface =
phy_get_interface_by_name(phy_mode);
if (pdata->phy_interface == -1) {
dev_err(dev, "Invalid PHY mode '%s', port %u\n",
phy_mode, priv->port_id);
ret = -EINVAL;
goto out;
}
}
ofnode_read_u32(port_np, "max-speed", (u32 *)&pdata->max_speed);
if (pdata->max_speed)
dev_err(dev, "Port %u speed froced to %uMbit\n",
priv->port_id, pdata->max_speed);
priv->has_phy = true;
ret = ofnode_parse_phandle_with_args(port_np, "phy-handle",
NULL, 0, 0, &out_args);
if (ret) {
dev_err(dev, "can't parse phy-handle port %u (%d)\n",
priv->port_id, ret);
priv->has_phy = false;
ret = 0;
}
priv->phy_node = out_args.node;
if (priv->has_phy) {
ret = ofnode_read_u32(priv->phy_node, "reg", &priv->phy_addr);
if (ret) {
dev_err(dev, "failed to get phy_addr port %u (%d)\n",
priv->port_id, ret);
goto out;
}
}
out:
return ret;
}
static int am65_cpsw_probe_cpsw(struct udevice *dev)
{
struct am65_cpsw_priv *priv = dev_get_priv(dev);
struct eth_pdata *pdata = dev_get_platdata(dev);
struct am65_cpsw_common *cpsw_common;
ofnode ports_np, node;
int ret, i;
priv->dev = dev;
cpsw_common = calloc(1, sizeof(*priv->cpsw_common));
if (!cpsw_common)
return -ENOMEM;
priv->cpsw_common = cpsw_common;
cpsw_common->dev = dev;
cpsw_common->ss_base = dev_read_addr(dev);
if (cpsw_common->ss_base == FDT_ADDR_T_NONE)
return -EINVAL;
cpsw_common->mac_efuse = devfdt_get_addr_name(dev, "mac_efuse");
/* no err check - optional */
ret = power_domain_get_by_index(dev, &cpsw_common->pwrdmn, 0);
if (ret) {
dev_err(dev, "failed to get pwrdmn: %d\n", ret);
return ret;
}
ret = clk_get_by_name(dev, "fck", &cpsw_common->fclk);
if (ret) {
power_domain_free(&cpsw_common->pwrdmn);
dev_err(dev, "failed to get clock %d\n", ret);
return ret;
}
cpsw_common->cpsw_base = cpsw_common->ss_base + AM65_CPSW_CPSW_NU_BASE;
cpsw_common->ale_base = cpsw_common->cpsw_base +
AM65_CPSW_CPSW_NU_ALE_BASE;
cpsw_common->mdio_base = cpsw_common->ss_base + AM65_CPSW_MDIO_BASE;
ports_np = dev_read_subnode(dev, "ports");
if (!ofnode_valid(ports_np)) {
ret = -ENOENT;
goto out;
}
ofnode_for_each_subnode(node, ports_np) {
const char *node_name;
u32 port_id;
bool disabled;
node_name = ofnode_get_name(node);
disabled = !ofnode_is_available(node);
ret = ofnode_read_u32(node, "reg", &port_id);
if (ret) {
dev_err(dev, "%s: failed to get port_id (%d)\n",
node_name, ret);
goto out;
}
if (port_id >= AM65_CPSW_CPSWNU_MAX_PORTS) {
dev_err(dev, "%s: invalid port_id (%d)\n",
node_name, port_id);
ret = -EINVAL;
goto out;
}
cpsw_common->port_num++;
if (!port_id)
continue;
priv->port_id = port_id;
cpsw_common->ports[port_id].disabled = disabled;
if (disabled)
continue;
ret = am65_cpsw_ofdata_parse_phy(dev, node);
if (ret)
goto out;
}
for (i = 0; i < AM65_CPSW_CPSWNU_MAX_PORTS; i++) {
struct am65_cpsw_port *port = &cpsw_common->ports[i];
port->port_base = cpsw_common->cpsw_base +
AM65_CPSW_CPSW_NU_PORTS_OFFSET +
(i * AM65_CPSW_CPSW_NU_PORTS_OFFSET);
port->macsl_base = port->port_base +
AM65_CPSW_CPSW_NU_PORT_MACSL_OFFSET;
}
node = dev_read_subnode(dev, "cpsw-phy-sel");
if (!ofnode_valid(node)) {
dev_err(dev, "can't find cpsw-phy-sel\n");
ret = -ENOENT;
goto out;
}
cpsw_common->gmii_sel = ofnode_get_addr(node);
if (cpsw_common->gmii_sel == FDT_ADDR_T_NONE) {
dev_err(dev, "failed to get gmii_sel base\n");
goto out;
}
node = dev_read_subnode(dev, "mdio");
if (!ofnode_valid(node)) {
dev_err(dev, "can't find mdio\n");
ret = -ENOENT;
goto out;
}
cpsw_common->bus_freq =
dev_read_u32_default(dev, "bus_freq",
AM65_CPSW_MDIO_BUS_FREQ_DEF);
am65_cpsw_gmii_sel_k3(priv, pdata->phy_interface, priv->port_id);
ret = am65_cpsw_mdio_init(dev);
if (ret)
goto out;
ret = am65_cpsw_phy_init(dev);
if (ret)
goto out;
dev_info(dev, "K3 CPSW: nuss_ver: 0x%08X cpsw_ver: 0x%08X ale_ver: 0x%08X Ports:%u mdio_freq:%u\n",
readl(cpsw_common->ss_base),
readl(cpsw_common->cpsw_base),
readl(cpsw_common->ale_base),
cpsw_common->port_num,
cpsw_common->bus_freq);
out:
clk_free(&cpsw_common->fclk);
power_domain_free(&cpsw_common->pwrdmn);
return ret;
}
static const struct udevice_id am65_cpsw_nuss_ids[] = {
{ .compatible = "ti,am654-cpsw-nuss" },
{ .compatible = "ti,j721e-cpsw-nuss" },
{ }
};
U_BOOT_DRIVER(am65_cpsw_nuss_slave) = {
.name = "am65_cpsw_nuss_slave",
.id = UCLASS_ETH,
.of_match = am65_cpsw_nuss_ids,
.probe = am65_cpsw_probe_cpsw,
.ops = &am65_cpsw_ops,
.priv_auto_alloc_size = sizeof(struct am65_cpsw_priv),
.platdata_auto_alloc_size = sizeof(struct eth_pdata),
.flags = DM_FLAG_ALLOC_PRIV_DMA,
};
|