1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
|
// SPDX-License-Identifier: GPL-2.0+
/*
* (C) Copyright 2016 Texas Instruments Incorporated, <www.ti.com>
* Jean-Jacques Hiblot <jjhiblot@ti.com>
*/
#include <common.h>
#include <errno.h>
#include <dm.h>
#include <power/pmic.h>
#include <power/regulator.h>
#include <regmap.h>
#include <syscon.h>
#include <linux/bitops.h>
#include <linux/ioport.h>
#include <dm/read.h>
struct pbias_reg_info {
u32 enable;
u32 enable_mask;
u32 disable_val;
u32 vmode;
unsigned int enable_time;
char *name;
};
struct pbias_priv {
struct regmap *regmap;
int offset;
};
static const struct pmic_child_info pmic_children_info[] = {
{ .prefix = "pbias", .driver = "pbias_regulator"},
{ },
};
static int pbias_write(struct udevice *dev, uint reg, const uint8_t *buff,
int len)
{
struct pbias_priv *priv = dev_get_priv(dev);
u32 val = *(u32 *)buff;
if (len != 4)
return -EINVAL;
return regmap_write(priv->regmap, priv->offset, val);
}
static int pbias_read(struct udevice *dev, uint reg, uint8_t *buff, int len)
{
struct pbias_priv *priv = dev_get_priv(dev);
if (len != 4)
return -EINVAL;
return regmap_read(priv->regmap, priv->offset, (u32 *)buff);
}
static int pbias_ofdata_to_platdata(struct udevice *dev)
{
struct pbias_priv *priv = dev_get_priv(dev);
struct udevice *syscon;
struct regmap *regmap;
struct resource res;
int err;
err = uclass_get_device_by_phandle(UCLASS_SYSCON, dev,
"syscon", &syscon);
if (err) {
pr_err("%s: unable to find syscon device (%d)\n", __func__,
err);
return err;
}
regmap = syscon_get_regmap(syscon);
if (IS_ERR(regmap)) {
pr_err("%s: unable to find regmap (%ld)\n", __func__,
PTR_ERR(regmap));
return PTR_ERR(regmap);
}
priv->regmap = regmap;
err = dev_read_resource(dev, 0, &res);
if (err) {
pr_err("%s: unable to find offset (%d)\n", __func__, err);
return err;
}
priv->offset = res.start;
return 0;
}
static int pbias_bind(struct udevice *dev)
{
int children;
children = pmic_bind_children(dev, dev->node, pmic_children_info);
if (!children)
debug("%s: %s - no child found\n", __func__, dev->name);
return 0;
}
static struct dm_pmic_ops pbias_ops = {
.read = pbias_read,
.write = pbias_write,
};
static const struct udevice_id pbias_ids[] = {
{ .compatible = "ti,pbias-dra7" },
{ }
};
U_BOOT_DRIVER(pbias_pmic) = {
.name = "pbias_pmic",
.id = UCLASS_PMIC,
.of_match = pbias_ids,
.bind = pbias_bind,
.ops = &pbias_ops,
.ofdata_to_platdata = pbias_ofdata_to_platdata,
.priv_auto_alloc_size = sizeof(struct pbias_priv),
};
static const struct pbias_reg_info pbias_mmc_omap2430 = {
.enable = BIT(1),
.enable_mask = BIT(1),
.vmode = BIT(0),
.disable_val = 0,
.enable_time = 100,
.name = "pbias_mmc_omap2430"
};
static const struct pbias_reg_info pbias_sim_omap3 = {
.enable = BIT(9),
.enable_mask = BIT(9),
.vmode = BIT(8),
.enable_time = 100,
.name = "pbias_sim_omap3"
};
static const struct pbias_reg_info pbias_mmc_omap4 = {
.enable = BIT(26) | BIT(22),
.enable_mask = BIT(26) | BIT(25) | BIT(22),
.disable_val = BIT(25),
.vmode = BIT(21),
.enable_time = 100,
.name = "pbias_mmc_omap4"
};
static const struct pbias_reg_info pbias_mmc_omap5 = {
.enable = BIT(27) | BIT(26),
.enable_mask = BIT(27) | BIT(25) | BIT(26),
.disable_val = BIT(25),
.vmode = BIT(21),
.enable_time = 100,
.name = "pbias_mmc_omap5"
};
static const struct pbias_reg_info *pbias_reg_infos[] = {
&pbias_mmc_omap5,
&pbias_mmc_omap4,
&pbias_sim_omap3,
&pbias_mmc_omap2430,
NULL
};
static int pbias_regulator_probe(struct udevice *dev)
{
const struct pbias_reg_info **p = pbias_reg_infos;
struct dm_regulator_uclass_platdata *uc_pdata;
uc_pdata = dev_get_uclass_platdata(dev);
while (*p) {
int rc;
rc = dev_read_stringlist_search(dev, "regulator-name",
(*p)->name);
if (rc >= 0) {
debug("found regulator %s\n", (*p)->name);
break;
} else if (rc != -ENODATA) {
return rc;
}
p++;
}
if (!*p) {
int i = 0;
const char *s;
debug("regulator ");
while (dev_read_string_index(dev, "regulator-name", i++, &s) >= 0)
debug("%s'%s' ", (i > 1) ? ", " : "", s);
debug("%s not supported\n", (i > 2) ? "are" : "is");
return -EINVAL;
}
uc_pdata->type = REGULATOR_TYPE_OTHER;
dev->priv = (void *)*p;
return 0;
}
static int pbias_regulator_get_value(struct udevice *dev)
{
const struct pbias_reg_info *p = dev_get_priv(dev);
int rc;
u32 reg;
rc = pmic_read(dev->parent, 0, (uint8_t *)®, sizeof(reg));
if (rc)
return rc;
debug("%s voltage id %s\n", p->name,
(reg & p->vmode) ? "3.0v" : "1.8v");
return (reg & p->vmode) ? 3000000 : 1800000;
}
static int pbias_regulator_set_value(struct udevice *dev, int uV)
{
const struct pbias_reg_info *p = dev_get_priv(dev);
int rc;
u32 reg;
rc = pmic_read(dev->parent, 0, (uint8_t *)®, sizeof(reg));
if (rc)
return rc;
if (uV == 3000000)
reg |= p->vmode;
else if (uV == 1800000)
reg &= ~p->vmode;
else
return -EINVAL;
debug("Setting %s voltage to %s\n", p->name,
(reg & p->vmode) ? "3.0v" : "1.8v");
return pmic_write(dev->parent, 0, (uint8_t *)®, sizeof(reg));
}
static int pbias_regulator_get_enable(struct udevice *dev)
{
const struct pbias_reg_info *p = dev_get_priv(dev);
int rc;
u32 reg;
rc = pmic_read(dev->parent, 0, (uint8_t *)®, sizeof(reg));
if (rc)
return rc;
debug("%s id %s\n", p->name,
(reg & p->enable_mask) == (p->disable_val) ? "on" : "off");
return (reg & p->enable_mask) == (p->disable_val);
}
static int pbias_regulator_set_enable(struct udevice *dev, bool enable)
{
const struct pbias_reg_info *p = dev_get_priv(dev);
int rc;
u32 reg;
debug("Turning %s %s\n", enable ? "on" : "off", p->name);
rc = pmic_read(dev->parent, 0, (uint8_t *)®, sizeof(reg));
if (rc)
return rc;
reg &= ~p->enable_mask;
if (enable)
reg |= p->enable;
else
reg |= p->disable_val;
rc = pmic_write(dev->parent, 0, (uint8_t *)®, sizeof(reg));
if (rc)
return rc;
if (enable)
udelay(p->enable_time);
return 0;
}
static const struct dm_regulator_ops pbias_regulator_ops = {
.get_value = pbias_regulator_get_value,
.set_value = pbias_regulator_set_value,
.get_enable = pbias_regulator_get_enable,
.set_enable = pbias_regulator_set_enable,
};
U_BOOT_DRIVER(pbias_regulator) = {
.name = "pbias_regulator",
.id = UCLASS_REGULATOR,
.ops = &pbias_regulator_ops,
.probe = pbias_regulator_probe,
};
|