1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
|
/* SPDX-License-Identifier: BSD-3-Clause */
/**********************************************************************
* Copyright (C) 2012-2019 Cadence Design Systems, Inc.
**********************************************************************
* WARNING: This file is auto-generated using api-generator utility.
* api-generator: 12.02.13bb8d5
* Do not edit it manually.
**********************************************************************
* Cadence Core Driver for LPDDR4.
**********************************************************************
*/
/**
* This file contains sanity API functions. The purpose of sanity functions
* is to check input parameters validity. They take the same parameters as
* original API functions and return 0 on success or EINVAL on wrong parameter
* value(s).
*/
#ifndef LPDDR4_SANITY_H
#define LPDDR4_SANITY_H
#include <errno.h>
#include <linux/types.h>
#include "lpddr4_if.h"
#define CDN_EOK 0U /* no error */
static inline uint32_t lpddr4_configsf(const lpddr4_config *obj);
static inline uint32_t lpddr4_privatedatasf(const lpddr4_privatedata *obj);
static inline uint32_t lpddr4_reginitdatasf(const lpddr4_reginitdata *obj);
static inline uint32_t lpddr4_sanityfunction1(const lpddr4_config* config, const uint16_t* configsize);
static inline uint32_t lpddr4_sanityfunction2(const lpddr4_privatedata* pd, const lpddr4_config* cfg);
static inline uint32_t lpddr4_sanityfunction3(const lpddr4_privatedata* pd);
static inline uint32_t lpddr4_sanityfunction4(const lpddr4_privatedata* pd, const lpddr4_regblock cpp, const uint32_t* regvalue);
static inline uint32_t lpddr4_sanityfunction5(const lpddr4_privatedata* pd, const lpddr4_regblock cpp);
static inline uint32_t lpddr4_sanityfunction6(const lpddr4_privatedata* pd, const uint64_t* mmrvalue, const uint8_t* mmrstatus);
static inline uint32_t lpddr4_sanityfunction7(const lpddr4_privatedata* pd, const uint8_t* mrwstatus);
static inline uint32_t lpddr4_sanityfunction8(const lpddr4_privatedata* pd, const lpddr4_reginitdata* regvalues);
static inline uint32_t lpddr4_sanityfunction11(const lpddr4_privatedata* pd, const lpddr4_reginitdata* regvalues);
static inline uint32_t lpddr4_sanityfunction14(const lpddr4_privatedata* pd, const uint64_t* mask);
static inline uint32_t lpddr4_sanityfunction15(const lpddr4_privatedata* pd, const uint64_t* mask);
static inline uint32_t lpddr4_sanityfunction16(const lpddr4_privatedata* pd, const lpddr4_ctlinterrupt intr, const bool* irqstatus);
static inline uint32_t lpddr4_sanityfunction17(const lpddr4_privatedata* pd, const lpddr4_ctlinterrupt intr);
static inline uint32_t lpddr4_sanityfunction18(const lpddr4_privatedata* pd, const uint32_t* mask);
static inline uint32_t lpddr4_sanityfunction20(const lpddr4_privatedata* pd, const lpddr4_phyindepinterrupt intr, const bool* irqstatus);
static inline uint32_t lpddr4_sanityfunction21(const lpddr4_privatedata* pd, const lpddr4_phyindepinterrupt intr);
static inline uint32_t lpddr4_sanityfunction22(const lpddr4_privatedata* pd, const lpddr4_debuginfo* debuginfo);
static inline uint32_t lpddr4_sanityfunction23(const lpddr4_privatedata* pd, const lpddr4_lpiwakeupparam* lpiwakeupparam, const lpddr4_ctlfspnum* fspnum, const uint32_t* cycles);
static inline uint32_t lpddr4_sanityfunction25(const lpddr4_privatedata* pd, const lpddr4_eccenable* eccparam);
static inline uint32_t lpddr4_sanityfunction26(const lpddr4_privatedata* pd, const lpddr4_eccenable* eccparam);
static inline uint32_t lpddr4_sanityfunction27(const lpddr4_privatedata* pd, const lpddr4_reducmode* mode);
static inline uint32_t lpddr4_sanityfunction28(const lpddr4_privatedata* pd, const lpddr4_reducmode* mode);
static inline uint32_t lpddr4_sanityfunction29(const lpddr4_privatedata* pd, const bool* on_off);
static inline uint32_t lpddr4_sanityfunction31(const lpddr4_privatedata* pd, const lpddr4_dbimode* mode);
static inline uint32_t lpddr4_sanityfunction32(const lpddr4_privatedata* pd, const lpddr4_ctlfspnum* fspnum, const uint32_t* cycles);
#define lpddr4_probesf lpddr4_sanityfunction1
#define lpddr4_initsf lpddr4_sanityfunction2
#define lpddr4_startsf lpddr4_sanityfunction3
#define lpddr4_readregsf lpddr4_sanityfunction4
#define lpddr4_writeregsf lpddr4_sanityfunction5
#define lpddr4_getmmrregistersf lpddr4_sanityfunction6
#define lpddr4_setmmrregistersf lpddr4_sanityfunction7
#define lpddr4_writectlconfigsf lpddr4_sanityfunction8
#define lpddr4_writephyconfigsf lpddr4_sanityfunction8
#define lpddr4_writephyindepconfigsf lpddr4_sanityfunction8
#define lpddr4_readctlconfigsf lpddr4_sanityfunction11
#define lpddr4_readphyconfigsf lpddr4_sanityfunction11
#define lpddr4_readphyindepconfigsf lpddr4_sanityfunction11
#define lpddr4_getctlinterruptmasksf lpddr4_sanityfunction14
#define lpddr4_setctlinterruptmasksf lpddr4_sanityfunction15
#define lpddr4_checkctlinterruptsf lpddr4_sanityfunction16
#define lpddr4_ackctlinterruptsf lpddr4_sanityfunction17
#define lpddr4_getphyindepinterruptmsf lpddr4_sanityfunction18
#define lpddr4_setphyindepinterruptmsf lpddr4_sanityfunction18
#define lpddr4_checkphyindepinterrupsf lpddr4_sanityfunction20
#define lpddr4_ackphyindepinterruptsf lpddr4_sanityfunction21
#define lpddr4_getdebuginitinfosf lpddr4_sanityfunction22
#define lpddr4_getlpiwakeuptimesf lpddr4_sanityfunction23
#define lpddr4_setlpiwakeuptimesf lpddr4_sanityfunction23
#define lpddr4_geteccenablesf lpddr4_sanityfunction25
#define lpddr4_seteccenablesf lpddr4_sanityfunction26
#define lpddr4_getreducmodesf lpddr4_sanityfunction27
#define lpddr4_setreducmodesf lpddr4_sanityfunction28
#define lpddr4_getdbireadmodesf lpddr4_sanityfunction29
#define lpddr4_getdbiwritemodesf lpddr4_sanityfunction29
#define lpddr4_setdbimodesf lpddr4_sanityfunction31
#define lpddr4_getrefreshratesf lpddr4_sanityfunction32
#define lpddr4_setrefreshratesf lpddr4_sanityfunction32
#define lpddr4_refreshperchipselectsf lpddr4_sanityfunction3
/**
* Function to validate struct Config
*
* @param[in] obj pointer to struct to be verified
* @returns 0 for valid
* @returns EINVAL for invalid
*/
static inline uint32_t lpddr4_configsf(const lpddr4_config *obj)
{
uint32_t ret = 0;
if (obj == NULL)
{
ret = EINVAL;
}
return ret;
}
/**
* Function to validate struct PrivateData
*
* @param[in] obj pointer to struct to be verified
* @returns 0 for valid
* @returns EINVAL for invalid
*/
static inline uint32_t lpddr4_privatedatasf(const lpddr4_privatedata *obj)
{
uint32_t ret = 0;
if (obj == NULL)
{
ret = EINVAL;
}
return ret;
}
/**
* Function to validate struct RegInitData
*
* @param[in] obj pointer to struct to be verified
* @returns 0 for valid
* @returns EINVAL for invalid
*/
static inline uint32_t lpddr4_reginitdatasf(const lpddr4_reginitdata *obj)
{
uint32_t ret = 0;
if (obj == NULL)
{
ret = EINVAL;
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] config Driver/hardware configuration required.
* @param[out] configSize Size of memory allocations required.
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction1(const lpddr4_config* config, const uint16_t* configsize)
{
/* Declaring return variable */
uint32_t ret = 0;
if (configsize == NULL)
{
ret = EINVAL;
}
else if (lpddr4_configsf(config) == EINVAL)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[in] cfg Specifies driver/hardware configuration.
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction2(const lpddr4_privatedata* pd, const lpddr4_config* cfg)
{
/* Declaring return variable */
uint32_t ret = 0;
if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else if (lpddr4_configsf(cfg) == EINVAL)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction3(const lpddr4_privatedata* pd)
{
/* Declaring return variable */
uint32_t ret = 0;
if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[in] cpp Indicates whether controller, PHY or PHY Independent Module register
* @param[out] regValue Register value read
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction4(const lpddr4_privatedata* pd, const lpddr4_regblock cpp, const uint32_t* regvalue)
{
/* Declaring return variable */
uint32_t ret = 0;
if (regvalue == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else if (
(cpp != LPDDR4_CTL_REGS) &&
(cpp != LPDDR4_PHY_REGS) &&
(cpp != LPDDR4_PHY_INDEP_REGS)
)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[in] cpp Indicates whether controller, PHY or PHY Independent Module register
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction5(const lpddr4_privatedata* pd, const lpddr4_regblock cpp)
{
/* Declaring return variable */
uint32_t ret = 0;
if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else if (
(cpp != LPDDR4_CTL_REGS) &&
(cpp != LPDDR4_PHY_REGS) &&
(cpp != LPDDR4_PHY_INDEP_REGS)
)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[out] mmrValue Value which is read from memory mode register(mmr) for all devices.
* @param[out] mmrStatus Status of mode register read(mrr) instruction.
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction6(const lpddr4_privatedata* pd, const uint64_t* mmrvalue, const uint8_t* mmrstatus)
{
/* Declaring return variable */
uint32_t ret = 0;
if (mmrvalue == NULL)
{
ret = EINVAL;
}
else if (mmrstatus == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[out] mrwStatus Status of mode register write(mrw) instruction.
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction7(const lpddr4_privatedata* pd, const uint8_t* mrwstatus)
{
/* Declaring return variable */
uint32_t ret = 0;
if (mrwstatus == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[in] regValues Register values to be written
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction8(const lpddr4_privatedata* pd, const lpddr4_reginitdata* regvalues)
{
/* Declaring return variable */
uint32_t ret = 0;
if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else if (lpddr4_reginitdatasf(regvalues) == EINVAL)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[out] regValues Register values which are read
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction11(const lpddr4_privatedata* pd, const lpddr4_reginitdata* regvalues)
{
/* Declaring return variable */
uint32_t ret = 0;
if (regvalues == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[out] mask Value of interrupt mask
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction14(const lpddr4_privatedata* pd, const uint64_t* mask)
{
/* Declaring return variable */
uint32_t ret = 0;
if (mask == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[in] mask Value of interrupt mask to be written
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction15(const lpddr4_privatedata* pd, const uint64_t* mask)
{
/* Declaring return variable */
uint32_t ret = 0;
if (mask == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[in] intr Interrupt to be checked
* @param[out] irqStatus Status of the interrupt, TRUE if active
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction16(const lpddr4_privatedata* pd, const lpddr4_ctlinterrupt intr, const bool* irqstatus)
{
/* Declaring return variable */
uint32_t ret = 0;
if (irqstatus == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else if (
(intr != LPDDR4_RESET_DONE) &&
(intr != LPDDR4_BUS_ACCESS_ERROR) &&
(intr != LPDDR4_MULTIPLE_BUS_ACCESS_ERROR) &&
(intr != LPDDR4_ECC_MULTIPLE_CORR_ERROR) &&
(intr != LPDDR4_ECC_MULTIPLE_UNCORR_ERROR) &&
(intr != LPDDR4_ECC_WRITEBACK_EXEC_ERROR) &&
(intr != LPDDR4_ECC_SCRUB_DONE) &&
(intr != LPDDR4_ECC_SCRUB_ERROR) &&
(intr != LPDDR4_PORT_COMMAND_ERROR) &&
(intr != LPDDR4_MC_INIT_DONE) &&
(intr != LPDDR4_LP_DONE) &&
(intr != LPDDR4_BIST_DONE) &&
(intr != LPDDR4_WRAP_ERROR) &&
(intr != LPDDR4_INVALID_BURST_ERROR) &&
(intr != LPDDR4_RDLVL_ERROR) &&
(intr != LPDDR4_RDLVL_GATE_ERROR) &&
(intr != LPDDR4_WRLVL_ERROR) &&
(intr != LPDDR4_CA_TRAINING_ERROR) &&
(intr != LPDDR4_DFI_UPDATE_ERROR) &&
(intr != LPDDR4_MRR_ERROR) &&
(intr != LPDDR4_PHY_MASTER_ERROR) &&
(intr != LPDDR4_WRLVL_REQ) &&
(intr != LPDDR4_RDLVL_REQ) &&
(intr != LPDDR4_RDLVL_GATE_REQ) &&
(intr != LPDDR4_CA_TRAINING_REQ) &&
(intr != LPDDR4_LEVELING_DONE) &&
(intr != LPDDR4_PHY_ERROR) &&
(intr != LPDDR4_MR_READ_DONE) &&
(intr != LPDDR4_TEMP_CHANGE) &&
(intr != LPDDR4_TEMP_ALERT) &&
(intr != LPDDR4_SW_DQS_COMPLETE) &&
(intr != LPDDR4_DQS_OSC_BV_UPDATED) &&
(intr != LPDDR4_DQS_OSC_OVERFLOW) &&
(intr != LPDDR4_DQS_OSC_VAR_OUT) &&
(intr != LPDDR4_MR_WRITE_DONE) &&
(intr != LPDDR4_INHIBIT_DRAM_DONE) &&
(intr != LPDDR4_DFI_INIT_STATE) &&
(intr != LPDDR4_DLL_RESYNC_DONE) &&
(intr != LPDDR4_TDFI_TO) &&
(intr != LPDDR4_DFS_DONE) &&
(intr != LPDDR4_DFS_STATUS) &&
(intr != LPDDR4_REFRESH_STATUS) &&
(intr != LPDDR4_ZQ_STATUS) &&
(intr != LPDDR4_SW_REQ_MODE) &&
(intr != LPDDR4_LOR_BITS)
)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[in] intr Interrupt to be acknowledged
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction17(const lpddr4_privatedata* pd, const lpddr4_ctlinterrupt intr)
{
/* Declaring return variable */
uint32_t ret = 0;
if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else if (
(intr != LPDDR4_RESET_DONE) &&
(intr != LPDDR4_BUS_ACCESS_ERROR) &&
(intr != LPDDR4_MULTIPLE_BUS_ACCESS_ERROR) &&
(intr != LPDDR4_ECC_MULTIPLE_CORR_ERROR) &&
(intr != LPDDR4_ECC_MULTIPLE_UNCORR_ERROR) &&
(intr != LPDDR4_ECC_WRITEBACK_EXEC_ERROR) &&
(intr != LPDDR4_ECC_SCRUB_DONE) &&
(intr != LPDDR4_ECC_SCRUB_ERROR) &&
(intr != LPDDR4_PORT_COMMAND_ERROR) &&
(intr != LPDDR4_MC_INIT_DONE) &&
(intr != LPDDR4_LP_DONE) &&
(intr != LPDDR4_BIST_DONE) &&
(intr != LPDDR4_WRAP_ERROR) &&
(intr != LPDDR4_INVALID_BURST_ERROR) &&
(intr != LPDDR4_RDLVL_ERROR) &&
(intr != LPDDR4_RDLVL_GATE_ERROR) &&
(intr != LPDDR4_WRLVL_ERROR) &&
(intr != LPDDR4_CA_TRAINING_ERROR) &&
(intr != LPDDR4_DFI_UPDATE_ERROR) &&
(intr != LPDDR4_MRR_ERROR) &&
(intr != LPDDR4_PHY_MASTER_ERROR) &&
(intr != LPDDR4_WRLVL_REQ) &&
(intr != LPDDR4_RDLVL_REQ) &&
(intr != LPDDR4_RDLVL_GATE_REQ) &&
(intr != LPDDR4_CA_TRAINING_REQ) &&
(intr != LPDDR4_LEVELING_DONE) &&
(intr != LPDDR4_PHY_ERROR) &&
(intr != LPDDR4_MR_READ_DONE) &&
(intr != LPDDR4_TEMP_CHANGE) &&
(intr != LPDDR4_TEMP_ALERT) &&
(intr != LPDDR4_SW_DQS_COMPLETE) &&
(intr != LPDDR4_DQS_OSC_BV_UPDATED) &&
(intr != LPDDR4_DQS_OSC_OVERFLOW) &&
(intr != LPDDR4_DQS_OSC_VAR_OUT) &&
(intr != LPDDR4_MR_WRITE_DONE) &&
(intr != LPDDR4_INHIBIT_DRAM_DONE) &&
(intr != LPDDR4_DFI_INIT_STATE) &&
(intr != LPDDR4_DLL_RESYNC_DONE) &&
(intr != LPDDR4_TDFI_TO) &&
(intr != LPDDR4_DFS_DONE) &&
(intr != LPDDR4_DFS_STATUS) &&
(intr != LPDDR4_REFRESH_STATUS) &&
(intr != LPDDR4_ZQ_STATUS) &&
(intr != LPDDR4_SW_REQ_MODE) &&
(intr != LPDDR4_LOR_BITS)
)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[out] mask Value of interrupt mask
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction18(const lpddr4_privatedata* pd, const uint32_t* mask)
{
/* Declaring return variable */
uint32_t ret = 0;
if (mask == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[in] intr Interrupt to be checked
* @param[out] irqStatus Status of the interrupt, TRUE if active
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction20(const lpddr4_privatedata* pd, const lpddr4_phyindepinterrupt intr, const bool* irqstatus)
{
/* Declaring return variable */
uint32_t ret = 0;
if (irqstatus == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else if (
(intr != LPDDR4_PHY_INDEP_INIT_DONE_BIT) &&
(intr != LPDDR4_PHY_INDEP_CONTROL_ERROR_BIT) &&
(intr != LPDDR4_PHY_INDEP_CA_PARITY_ERR_BIT) &&
(intr != LPDDR4_PHY_INDEP_RDLVL_ERROR_BIT) &&
(intr != LPDDR4_PHY_INDEP_RDLVL_GATE_ERROR_BIT) &&
(intr != LPDDR4_PHY_INDEP_WRLVL_ERROR_BIT) &&
(intr != LPDDR4_PHY_INDEP_CALVL_ERROR_BIT) &&
(intr != LPDDR4_PHY_INDEP_WDQLVL_ERROR_BIT) &&
(intr != LPDDR4_PHY_INDEP_UPDATE_ERROR_BIT) &&
(intr != LPDDR4_PHY_INDEP_RDLVL_REQ_BIT) &&
(intr != LPDDR4_PHY_INDEP_RDLVL_GATE_REQ_BIT) &&
(intr != LPDDR4_PHY_INDEP_WRLVL_REQ_BIT) &&
(intr != LPDDR4_PHY_INDEP_CALVL_REQ_BIT) &&
(intr != LPDDR4_PHY_INDEP_WDQLVL_REQ_BIT) &&
(intr != LPDDR4_PHY_INDEP_LVL_DONE_BIT) &&
(intr != LPDDR4_PHY_INDEP_BIST_DONE_BIT) &&
(intr != LPDDR4_PHY_INDEP_TDFI_INIT_TIME_OUT_BIT) &&
(intr != LPDDR4_PHY_INDEP_DLL_LOCK_STATE_CHANGE_BIT)
)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[in] intr Interrupt to be acknowledged
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction21(const lpddr4_privatedata* pd, const lpddr4_phyindepinterrupt intr)
{
/* Declaring return variable */
uint32_t ret = 0;
if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else if (
(intr != LPDDR4_PHY_INDEP_INIT_DONE_BIT) &&
(intr != LPDDR4_PHY_INDEP_CONTROL_ERROR_BIT) &&
(intr != LPDDR4_PHY_INDEP_CA_PARITY_ERR_BIT) &&
(intr != LPDDR4_PHY_INDEP_RDLVL_ERROR_BIT) &&
(intr != LPDDR4_PHY_INDEP_RDLVL_GATE_ERROR_BIT) &&
(intr != LPDDR4_PHY_INDEP_WRLVL_ERROR_BIT) &&
(intr != LPDDR4_PHY_INDEP_CALVL_ERROR_BIT) &&
(intr != LPDDR4_PHY_INDEP_WDQLVL_ERROR_BIT) &&
(intr != LPDDR4_PHY_INDEP_UPDATE_ERROR_BIT) &&
(intr != LPDDR4_PHY_INDEP_RDLVL_REQ_BIT) &&
(intr != LPDDR4_PHY_INDEP_RDLVL_GATE_REQ_BIT) &&
(intr != LPDDR4_PHY_INDEP_WRLVL_REQ_BIT) &&
(intr != LPDDR4_PHY_INDEP_CALVL_REQ_BIT) &&
(intr != LPDDR4_PHY_INDEP_WDQLVL_REQ_BIT) &&
(intr != LPDDR4_PHY_INDEP_LVL_DONE_BIT) &&
(intr != LPDDR4_PHY_INDEP_BIST_DONE_BIT) &&
(intr != LPDDR4_PHY_INDEP_TDFI_INIT_TIME_OUT_BIT) &&
(intr != LPDDR4_PHY_INDEP_DLL_LOCK_STATE_CHANGE_BIT)
)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[out] debugInfo status
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction22(const lpddr4_privatedata* pd, const lpddr4_debuginfo* debuginfo)
{
/* Declaring return variable */
uint32_t ret = 0;
if (debuginfo == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[in] lpiWakeUpParam LPI timing parameter
* @param[in] fspNum Frequency copy
* @param[out] cycles Timing value(in cycles)
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction23(const lpddr4_privatedata* pd, const lpddr4_lpiwakeupparam* lpiwakeupparam, const lpddr4_ctlfspnum* fspnum, const uint32_t* cycles)
{
/* Declaring return variable */
uint32_t ret = 0;
if (lpiwakeupparam == NULL)
{
ret = EINVAL;
}
else if (fspnum == NULL)
{
ret = EINVAL;
}
else if (cycles == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else if (
(*lpiwakeupparam != LPDDR4_LPI_PD_WAKEUP_FN) &&
(*lpiwakeupparam != LPDDR4_LPI_SR_SHORT_WAKEUP_FN) &&
(*lpiwakeupparam != LPDDR4_LPI_SR_LONG_WAKEUP_FN) &&
(*lpiwakeupparam != LPDDR4_LPI_SR_LONG_MCCLK_GATE_WAKEUP_FN) &&
(*lpiwakeupparam != LPDDR4_LPI_SRPD_SHORT_WAKEUP_FN) &&
(*lpiwakeupparam != LPDDR4_LPI_SRPD_LONG_WAKEUP_FN) &&
(*lpiwakeupparam != LPDDR4_LPI_SRPD_LONG_MCCLK_GATE_WAKEUP_FN)
)
{
ret = EINVAL;
}
else if (
(*fspnum != LPDDR4_FSP_0) &&
(*fspnum != LPDDR4_FSP_1) &&
(*fspnum != LPDDR4_FSP_2)
)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[out] eccParam ECC parameter setting
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction25(const lpddr4_privatedata* pd, const lpddr4_eccenable* eccparam)
{
/* Declaring return variable */
uint32_t ret = 0;
if (eccparam == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[in] eccParam ECC control parameter setting
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction26(const lpddr4_privatedata* pd, const lpddr4_eccenable* eccparam)
{
/* Declaring return variable */
uint32_t ret = 0;
if (eccparam == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else if (
(*eccparam != LPDDR4_ECC_DISABLED) &&
(*eccparam != LPDDR4_ECC_ENABLED) &&
(*eccparam != LPDDR4_ECC_ERR_DETECT) &&
(*eccparam != LPDDR4_ECC_ERR_DETECT_CORRECT)
)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[out] mode Half Datapath setting
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction27(const lpddr4_privatedata* pd, const lpddr4_reducmode* mode)
{
/* Declaring return variable */
uint32_t ret = 0;
if (mode == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[in] mode Half Datapath setting
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction28(const lpddr4_privatedata* pd, const lpddr4_reducmode* mode)
{
/* Declaring return variable */
uint32_t ret = 0;
if (mode == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else if (
(*mode != LPDDR4_REDUC_ON) &&
(*mode != LPDDR4_REDUC_OFF)
)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[out] on_off DBI read value
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction29(const lpddr4_privatedata* pd, const bool* on_off)
{
/* Declaring return variable */
uint32_t ret = 0;
if (on_off == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[in] mode status
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction31(const lpddr4_privatedata* pd, const lpddr4_dbimode* mode)
{
/* Declaring return variable */
uint32_t ret = 0;
if (mode == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else if (
(*mode != LPDDR4_DBI_RD_ON) &&
(*mode != LPDDR4_DBI_RD_OFF) &&
(*mode != LPDDR4_DBI_WR_ON) &&
(*mode != LPDDR4_DBI_WR_OFF)
)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
/**
* A common function to check the validity of API functions with
* following parameter types
* @param[in] pD Driver state info specific to this instance.
* @param[in] fspNum Frequency set number
* @param[out] cycles Refresh rate (in cycles)
* @return 0 success
* @return EINVAL invalid parameters
*/
static inline uint32_t lpddr4_sanityfunction32(const lpddr4_privatedata* pd, const lpddr4_ctlfspnum* fspnum, const uint32_t* cycles)
{
/* Declaring return variable */
uint32_t ret = 0;
if (fspnum == NULL)
{
ret = EINVAL;
}
else if (cycles == NULL)
{
ret = EINVAL;
}
else if (lpddr4_privatedatasf(pd) == EINVAL)
{
ret = EINVAL;
}
else if (
(*fspnum != LPDDR4_FSP_0) &&
(*fspnum != LPDDR4_FSP_1) &&
(*fspnum != LPDDR4_FSP_2)
)
{
ret = EINVAL;
}
else
{
/*
* All 'if ... else if' constructs shall be terminated with an 'else' statement
* (MISRA2012-RULE-15_7-3)
*/
}
return ret;
}
#endif /* LPDDR4_SANITY_H */
|