blob: 9fe37af5cc998db1d3bb563fefe679a3a5364ca7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
|
/*
* (C) Copyright 2016
* Vikas Manocha, <vikas.manocha@st.com>
*
* SPDX-License-Identifier: GPL-2.0+
*/
#ifndef _SERIAL_STM32_X7_
#define _SERIAL_STM32_X7_
struct stm32_usart {
u32 cr1;
u32 cr2;
u32 cr3;
u32 brr;
u32 gtpr;
u32 rtor;
u32 rqr;
u32 sr;
u32 icr;
u32 rd_dr;
u32 tx_dr;
};
/* Information about a serial port */
struct stm32x7_serial_platdata {
struct stm32_usart *base; /* address of registers in physical memory */
unsigned long int clock_rate;
};
#define USART_CR1_OVER8 (1 << 15)
#define USART_CR1_TE (1 << 3)
#define USART_CR1_RE (1 << 2)
#define USART_CR1_UE (1 << 0)
#define USART_CR3_OVRDIS (1 << 12)
#define USART_SR_FLAG_RXNE (1 << 5)
#define USART_SR_FLAG_TXE (1 << 7)
#define USART_BRR_F_MASK 0xFF
#define USART_BRR_M_SHIFT 4
#define USART_BRR_M_MASK 0xFFF0
#endif
|
