1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
|
/*
* Copyright (c) 2009 Wind River Systems, Inc.
* Tom Rix <Tom.Rix at windriver.com>
*
* SPDX-License-Identifier: GPL-2.0+
*
* Derived from code on omapzoom, git://git.omapzoom.com/repo/u-boot.git
*
* Copyright (C) 2007-2009 Texas Instruments, Inc.
*/
#ifndef TWL4030_H
#define TWL4030_H
#include <common.h>
#include <i2c.h>
/* I2C chip addresses */
/* USB */
#define TWL4030_CHIP_USB 0x48
/* AUD */
#define TWL4030_CHIP_AUDIO_VOICE 0x49
#define TWL4030_CHIP_GPIO 0x49
#define TWL4030_CHIP_INTBR 0x49
#define TWL4030_CHIP_PIH 0x49
#define TWL4030_CHIP_TEST 0x49
/* AUX */
#define TWL4030_CHIP_KEYPAD 0x4a
#define TWL4030_CHIP_MADC 0x4a
#define TWL4030_CHIP_INTERRUPTS 0x4a
#define TWL4030_CHIP_LED 0x4a
#define TWL4030_CHIP_MAIN_CHARGE 0x4a
#define TWL4030_CHIP_PRECHARGE 0x4a
#define TWL4030_CHIP_PWM0 0x4a
#define TWL4030_CHIP_PWM1 0x4a
#define TWL4030_CHIP_PWMA 0x4a
#define TWL4030_CHIP_PWMB 0x4a
/* POWER */
#define TWL4030_CHIP_BACKUP 0x4b
#define TWL4030_CHIP_INT 0x4b
#define TWL4030_CHIP_PM_MASTER 0x4b
#define TWL4030_CHIP_PM_RECEIVER 0x4b
#define TWL4030_CHIP_RTC 0x4b
#define TWL4030_CHIP_SECURED_REG 0x4b
/* Register base addresses */
/* USB */
#define TWL4030_BASEADD_USB 0x0000
/* AUD */
#define TWL4030_BASEADD_AUDIO_VOICE 0x0000
#define TWL4030_BASEADD_GPIO 0x0098
#define TWL4030_BASEADD_INTBR 0x0085
#define TWL4030_BASEADD_PIH 0x0080
#define TWL4030_BASEADD_TEST 0x004C
/* AUX */
#define TWL4030_BASEADD_INTERRUPTS 0x00B9
#define TWL4030_BASEADD_LED 0x00EE
#define TWL4030_BASEADD_MADC 0x0000
#define TWL4030_BASEADD_MAIN_CHARGE 0x0074
#define TWL4030_BASEADD_PRECHARGE 0x00AA
#define TWL4030_BASEADD_PWM0 0x00F8
#define TWL4030_BASEADD_PWM1 0x00FB
#define TWL4030_BASEADD_PWMA 0x00EF
#define TWL4030_BASEADD_PWMB 0x00F1
#define TWL4030_BASEADD_KEYPAD 0x00D2
/* POWER */
#define TWL4030_BASEADD_BACKUP 0x0014
#define TWL4030_BASEADD_INT 0x002E
#define TWL4030_BASEADD_PM_MASTER 0x0036
#define TWL4030_BASEADD_PM_RECIEVER 0x005B
#define TWL4030_BASEADD_RTC 0x001C
#define TWL4030_BASEADD_SECURED_REG 0x0000
/*
* Power Management Master
*/
#define TWL4030_PM_MASTER_CFG_P1_TRANSITION 0x36
#define TWL4030_PM_MASTER_CFG_P2_TRANSITION 0x37
#define TWL4030_PM_MASTER_CFG_P3_TRANSITION 0x38
#define TWL4030_PM_MASTER_CFG_P123_TRANSITION 0x39
#define TWL4030_PM_MASTER_STS_BOOT 0x3A
#define TWL4030_PM_MASTER_CFG_BOOT 0x3B
#define TWL4030_PM_MASTER_SHUNDAN 0x3C
#define TWL4030_PM_MASTER_BOOT_BCI 0x3D
#define TWL4030_PM_MASTER_CFG_PWRANA1 0x3E
#define TWL4030_PM_MASTER_CFG_PWRANA2 0x3F
#define TWL4030_PM_MASTER_BGAP_TRIM 0x40
#define TWL4030_PM_MASTER_BACKUP_MISC_STS 0x41
#define TWL4030_PM_MASTER_BACKUP_MISC_CFG 0x42
#define TWL4030_PM_MASTER_BACKUP_MISC_TST 0x43
#define TWL4030_PM_MASTER_PROTECT_KEY 0x44
#define TWL4030_PM_MASTER_STS_HW_CONDITIONS 0x45
#define TWL4030_PM_MASTER_P1_SW_EVENTS 0x46
#define TWL4030_PM_MASTER_P2_SW_EVENTS 0x47
#define TWL4030_PM_MASTER_P3_SW_EVENTS 0x48
#define TWL4030_PM_MASTER_STS_P123_STATE 0x49
#define TWL4030_PM_MASTER_PB_CFG 0x4A
#define TWL4030_PM_MASTER_PB_WORD_MSB 0x4B
#define TWL4030_PM_MASTER_PB_WORD_LSB 0x4C
#define TWL4030_PM_MASTER_SEQ_ADD_W2P 0x52
#define TWL4030_PM_MASTER_SEQ_ADD_P2A 0x53
#define TWL4030_PM_MASTER_SEQ_ADD_A2W 0x54
#define TWL4030_PM_MASTER_SEQ_ADD_A2S 0x55
#define TWL4030_PM_MASTER_SEQ_ADD_S2A12 0x56
#define TWL4030_PM_MASTER_SEQ_ADD_S2A3 0x57
#define TWL4030_PM_MASTER_SEQ_ADD_WARM 0x58
#define TWL4030_PM_MASTER_MEMORY_ADDRESS 0x59
#define TWL4030_PM_MASTER_MEMORY_DATA 0x5A
#define TWL4030_PM_MASTER_SC_CONFIG 0x5B
#define TWL4030_PM_MASTER_SC_DETECT1 0x5C
#define TWL4030_PM_MASTER_SC_DETECT2 0x5D
#define TWL4030_PM_MASTER_WATCHDOG_CFG 0x5E
#define TWL4030_PM_MASTER_IT_CHECK_CFG 0x5F
#define TWL4030_PM_MASTER_VIBRATOR_CFG 0x60
#define TWL4030_PM_MASTER_DCDC_GLOBAL_CFG 0x61
#define TWL4030_PM_MASTER_VDD1_TRIM1 0x62
#define TWL4030_PM_MASTER_VDD1_TRIM2 0x63
#define TWL4030_PM_MASTER_VDD2_TRIM1 0x64
#define TWL4030_PM_MASTER_VDD2_TRIM2 0x65
#define TWL4030_PM_MASTER_VIO_TRIM1 0x66
#define TWL4030_PM_MASTER_VIO_TRIM2 0x67
#define TWL4030_PM_MASTER_MISC_CFG 0x68
#define TWL4030_PM_MASTER_LS_TST_A 0x69
#define TWL4030_PM_MASTER_LS_TST_B 0x6A
#define TWL4030_PM_MASTER_LS_TST_C 0x6B
#define TWL4030_PM_MASTER_LS_TST_D 0x6C
#define TWL4030_PM_MASTER_BB_CFG 0x6D
#define TWL4030_PM_MASTER_MISC_TST 0x6E
#define TWL4030_PM_MASTER_TRIM1 0x6F
/* Power bus message definitions */
/* The TWL4030/5030 splits its power-management resources (the various
* regulators, clock and reset lines) into 3 processor groups - P1, P2 and
* P3. These groups can then be configured to transition between sleep, wait-on
* and active states by sending messages to the power bus. See Section 5.4.2
* Power Resources of TWL4030 TRM
*/
/* Processor groups */
#define DEV_GRP_NULL 0x0
#define DEV_GRP_P1 0x1 /* P1: all OMAP devices */
#define DEV_GRP_P2 0x2 /* P2: all Modem devices */
#define DEV_GRP_P3 0x4 /* P3: all peripheral devices */
/* Resource groups */
#define RES_GRP_RES 0x0 /* Reserved */
#define RES_GRP_PP 0x1 /* Power providers */
#define RES_GRP_RC 0x2 /* Reset and control */
#define RES_GRP_PP_RC 0x3
#define RES_GRP_PR 0x4 /* Power references */
#define RES_GRP_PP_PR 0x5
#define RES_GRP_RC_PR 0x6
#define RES_GRP_ALL 0x7 /* All resource groups */
#define RES_TYPE2_R0 0x0
#define RES_TYPE_ALL 0x7
/* Resource states */
#define RES_STATE_WRST 0xF
#define RES_STATE_ACTIVE 0xE
#define RES_STATE_SLEEP 0x8
#define RES_STATE_OFF 0x0
/* Power resources */
/* Power providers */
#define RES_VAUX1 1
#define RES_VAUX2 2
#define RES_VAUX3 3
#define RES_VAUX4 4
#define RES_VMMC1 5
#define RES_VMMC2 6
#define RES_VPLL1 7
#define RES_VPLL2 8
#define RES_VSIM 9
#define RES_VDAC 10
#define RES_VINTANA1 11
#define RES_VINTANA2 12
#define RES_VINTDIG 13
#define RES_VIO 14
#define RES_VDD1 15
#define RES_VDD2 16
#define RES_VUSB_1V5 17
#define RES_VUSB_1V8 18
#define RES_VUSB_3V1 19
#define RES_VUSBCP 20
#define RES_REGEN 21
/* Reset and control */
#define RES_NRES_PWRON 22
#define RES_CLKEN 23
#define RES_SYSEN 24
#define RES_HFCLKOUT 25
#define RES_32KCLKOUT 26
#define RES_RESET 27
/* Power Reference */
#define RES_Main_Ref 28
/* P[1-3]_SW_EVENTS */
#define TWL4030_PM_MASTER_SW_EVENTS_STOPON_PWRON (1 << 6)
#define TWL4030_PM_MASTER_SW_EVENTS_STOPON_SYSEN (1 << 5)
#define TWL4030_PM_MASTER_SW_EVENTS_ENABLE_WARMRESET (1 << 4)
#define TWL4030_PM_MASTER_SW_EVENTS_LVL_WAKEUP (1 << 3)
#define TWL4030_PM_MASTER_SW_EVENTS_DEVACT (1 << 2)
#define TWL4030_PM_MASTER_SW_EVENTS_DEVSLP (1 << 1)
#define TWL4030_PM_MASTER_SW_EVENTS_DEVOFF (1 << 0)
/* HW conditions */
#define TWL4030_PM_MASTER_STS_HW_CONDITIONS_PWON (1 << 0)
#define TWL4030_PM_MASTER_STS_HW_CONDITIONS_CHG (1 << 1)
#define TWL4030_PM_MASTER_STS_HW_CONDITIONS_USB (1 << 2)
#define TWL4030_PM_MASTER_STS_HW_CONDITIONS_VBUS (1 << 7)
/* Power transition */
#define TWL4030_PM_MASTER_CFG_TRANSITION_STARTON_PWON (1 << 0)
#define TWL4030_PM_MASTER_CFG_TRANSITION_STARTON_CHG (1 << 1)
#define TWL4030_PM_MASTER_CFG_TRANSITION_STARTON_USB (1 << 2)
#define TWL4030_PM_MASTER_CFG_TRANSITION_STARTON_RTC (1 << 3)
#define TWL4030_PM_MASTER_CFG_TRANSITION_STARTON_VBAT (1 << 4)
#define TWL4030_PM_MASTER_CFG_TRANSITION_STARTON_VBUS (1 << 5)
#define TWL4030_PM_MASTER_CFG_TRANSITION_STARTON_SWBUG (1 << 7)
/* PWRANA2 */
#define TWL4030_PM_MASTER_CFG_PWRANA2_LOJIT0_LOWV (1 << 1)
#define TWL4030_PM_MASTER_CFG_PWRANA2_LOJIT1_LOWV (1 << 2)
#define TOTAL_RESOURCES 28
/*
* Power Bus Message Format ... these can be sent individually by Linux,
* but are usually part of downloaded scripts that are run when various
* power events are triggered.
*
* Broadcast Message (16 Bits):
* DEV_GRP[15:13] MT[12] RES_GRP[11:9] RES_TYPE2[8:7] RES_TYPE[6:4]
* RES_STATE[3:0]
*
* Singular Message (16 Bits):
* DEV_GRP[15:13] MT[12] RES_ID[11:4] RES_STATE[3:0]
*/
#define MSG_BROADCAST(devgrp, grp, type, type2, state) \
((devgrp) << 13 | 1 << 12 | (grp) << 9 | (type2) << 7 \
| (type) << 4 | (state))
#define MSG_SINGULAR(devgrp, id, state) \
((devgrp) << 13 | 0 << 12 | (id) << 4 | (state))
#define MSG_BROADCAST_ALL(devgrp, state) \
((devgrp) << 5 | (state))
#define MSG_BROADCAST_REF MSG_BROADCAST_ALL
#define MSG_BROADCAST_PROV MSG_BROADCAST_ALL
#define MSG_BROADCAST__CLK_RST MSG_BROADCAST_ALL
/* Power Managment Receiver */
#define TWL4030_PM_RECEIVER_SC_CONFIG 0x5B
#define TWL4030_PM_RECEIVER_SC_DETECT1 0x5C
#define TWL4030_PM_RECEIVER_SC_DETECT2 0x5D
#define TWL4030_PM_RECEIVER_WATCHDOG_CFG 0x5E
#define TWL4030_PM_RECEIVER_IT_CHECK_CFG 0x5F
#define TWL4030_PM_RECEIVER_VIBRATOR_CFG 0x5F
#define TWL4030_PM_RECEIVER_DC_TO_DC_CFG 0x61
#define TWL4030_PM_RECEIVER_VDD1_TRIM1 0x62
#define TWL4030_PM_RECEIVER_VDD1_TRIM2 0x63
#define TWL4030_PM_RECEIVER_VDD2_TRIM1 0x64
#define TWL4030_PM_RECEIVER_VDD2_TRIM2 0x65
#define TWL4030_PM_RECEIVER_VIO_TRIM1 0x66
#define TWL4030_PM_RECEIVER_VIO_TRIM2 0x67
#define TWL4030_PM_RECEIVER_MISC_CFG 0x68
#define TWL4030_PM_RECEIVER_LS_TST_A 0x69
#define TWL4030_PM_RECEIVER_LS_TST_B 0x6A
#define TWL4030_PM_RECEIVER_LS_TST_C 0x6B
#define TWL4030_PM_RECEIVER_LS_TST_D 0x6C
#define TWL4030_PM_RECEIVER_BB_CFG 0x6D
#define TWL4030_PM_RECEIVER_MISC_TST 0x6E
#define TWL4030_PM_RECEIVER_TRIM1 0x6F
#define TWL4030_PM_RECEIVER_TRIM2 0x70
#define TWL4030_PM_RECEIVER_DC_DC_TIMEOUT 0x71
#define TWL4030_PM_RECEIVER_VAUX1_DEV_GRP 0x72
#define TWL4030_PM_RECEIVER_VAUX1_TYPE 0x73
#define TWL4030_PM_RECEIVER_VAUX1_REMAP 0x74
#define TWL4030_PM_RECEIVER_VAUX1_DEDICATED 0x75
#define TWL4030_PM_RECEIVER_VAUX2_DEV_GRP 0x76
#define TWL4030_PM_RECEIVER_VAUX2_TYPE 0x77
#define TWL4030_PM_RECEIVER_VAUX2_REMAP 0x78
#define TWL4030_PM_RECEIVER_VAUX2_DEDICATED 0x79
#define TWL4030_PM_RECEIVER_VAUX3_DEV_GRP 0x7A
#define TWL4030_PM_RECEIVER_VAUX3_TYPE 0x7B
#define TWL4030_PM_RECEIVER_VAUX3_REMAP 0x7C
#define TWL4030_PM_RECEIVER_VAUX3_DEDICATED 0x7D
#define TWL4030_PM_RECEIVER_VAUX4_DEV_GRP 0x7E
#define TWL4030_PM_RECEIVER_VAUX4_TYPE 0x7F
#define TWL4030_PM_RECEIVER_VAUX4_REMAP 0x80
#define TWL4030_PM_RECEIVER_VAUX4_DEDICATED 0x81
#define TWL4030_PM_RECEIVER_VMMC1_DEV_GRP 0x82
#define TWL4030_PM_RECEIVER_VMMC1_TYPE 0x83
#define TWL4030_PM_RECEIVER_VMMC1_REMAP 0x84
#define TWL4030_PM_RECEIVER_VMMC1_DEDICATED 0x85
#define TWL4030_PM_RECEIVER_VMMC2_DEV_GRP 0x86
#define TWL4030_PM_RECEIVER_VMMC2_TYPE 0x87
#define TWL4030_PM_RECEIVER_VMMC2_REMAP 0x88
#define TWL4030_PM_RECEIVER_VMMC2_DEDICATED 0x89
#define TWL4030_PM_RECEIVER_VPLL1_DEV_GRP 0x8A
#define TWL4030_PM_RECEIVER_VPLL1_TYPE 0x8B
#define TWL4030_PM_RECEIVER_VPLL1_REMAP 0x8C
#define TWL4030_PM_RECEIVER_VPLL1_DEDICATED 0x8D
#define TWL4030_PM_RECEIVER_VPLL2_DEV_GRP 0x8E
#define TWL4030_PM_RECEIVER_VPLL2_TYPE 0x8F
#define TWL4030_PM_RECEIVER_VPLL2_REMAP 0x90
#define TWL4030_PM_RECEIVER_VPLL2_DEDICATED 0x91
#define TWL4030_PM_RECEIVER_VSIM_DEV_GRP 0x92
#define TWL4030_PM_RECEIVER_VSIM_TYPE 0x93
#define TWL4030_PM_RECEIVER_VSIM_REMAP 0x94
#define TWL4030_PM_RECEIVER_VSIM_DEDICATED 0x95
#define TWL4030_PM_RECEIVER_VDAC_DEV_GRP 0x96
#define TWL4030_PM_RECEIVER_VDAC_TYPE 0x97
#define TWL4030_PM_RECEIVER_VDAC_REMAP 0x98
#define TWL4030_PM_RECEIVER_VDAC_DEDICATED 0x99
#define TWL4030_PM_RECEIVER_VINTANA1_DEV_GRP 0x9A
#define TWL4030_PM_RECEIVER_VINTANA1_TYP 0x9B
#define TWL4030_PM_RECEIVER_VINTANA1_REMAP 0x9C
#define TWL4030_PM_RECEIVER_VINTANA1_DEDICATED 0x9D
#define TWL4030_PM_RECEIVER_VINTANA2_DEV_GRP 0x9E
#define TWL4030_PM_RECEIVER_VINTANA2_TYPE 0x9F
#define TWL4030_PM_RECEIVER_VINTANA2_REMAP 0xA0
#define TWL4030_PM_RECEIVER_VINTANA2_DEDICATED 0xA1
#define TWL4030_PM_RECEIVER_VINTDIG_DEV_GRP 0xA2
#define TWL4030_PM_RECEIVER_VINTDIG_TYPE 0xA3
#define TWL4030_PM_RECEIVER_VINTDIG_REMAP 0xA4
#define TWL4030_PM_RECEIVER_VINTDIG_DEDICATED 0xA5
#define TWL4030_PM_RECEIVER_VIO_DEV_GRP 0xA6
#define TWL4030_PM_RECEIVER_VIO_TYPE 0xA7
#define TWL4030_PM_RECEIVER_VIO_REMAP 0xA8
#define TWL4030_PM_RECEIVER_VIO_CFG 0xA9
#define TWL4030_PM_RECEIVER_VIO_MISC_CFG 0xAA
#define TWL4030_PM_RECEIVER_VIO_TEST1 0xAB
#define TWL4030_PM_RECEIVER_VIO_TEST2 0xAC
#define TWL4030_PM_RECEIVER_VIO_OSC 0xAD
#define TWL4030_PM_RECEIVER_VIO_RESERVED 0xAE
#define TWL4030_PM_RECEIVER_VIO_VSEL 0xAF
#define TWL4030_PM_RECEIVER_VDD1_DEV_GRP 0xB0
#define TWL4030_PM_RECEIVER_VDD1_TYPE 0xB1
#define TWL4030_PM_RECEIVER_VDD1_REMAP 0xB2
#define TWL4030_PM_RECEIVER_VDD1_CFG 0xB3
#define TWL4030_PM_RECEIVER_VDD1_MISC_CFG 0xB4
#define TWL4030_PM_RECEIVER_VDD1_TEST1 0xB5
#define TWL4030_PM_RECEIVER_VDD1_TEST2 0xB6
#define TWL4030_PM_RECEIVER_VDD1_OSC 0xB7
#define TWL4030_PM_RECEIVER_VDD1_RESERVED 0xB8
#define TWL4030_PM_RECEIVER_VDD1_VSEL 0xB9
#define TWL4030_PM_RECEIVER_VDD1_VMODE_CFG 0xBA
#define TWL4030_PM_RECEIVER_VDD1_VFLOOR 0xBB
#define TWL4030_PM_RECEIVER_VDD1_VROOF 0xBC
#define TWL4030_PM_RECEIVER_VDD1_STEP 0xBD
#define TWL4030_PM_RECEIVER_VDD2_DEV_GRP 0xBE
#define TWL4030_PM_RECEIVER_VDD2_TYPE 0xBF
#define TWL4030_PM_RECEIVER_VDD2_REMAP 0xC0
#define TWL4030_PM_RECEIVER_VDD2_CFG 0xC1
#define TWL4030_PM_RECEIVER_VDD2_MISC_CFG 0xC2
#define TWL4030_PM_RECEIVER_VDD2_TEST1 0xC3
#define TWL4030_PM_RECEIVER_VDD2_TEST2 0xC4
#define TWL4030_PM_RECEIVER_VDD2_OSC 0xC5
#define TWL4030_PM_RECEIVER_VDD2_RESERVED 0xC6
#define TWL4030_PM_RECEIVER_VDD2_VSEL 0xC7
#define TWL4030_PM_RECEIVER_VDD2_VMODE_CFG 0xC8
#define TWL4030_PM_RECEIVER_VDD2_VFLOOR 0xC9
#define TWL4030_PM_RECEIVER_VDD2_VROOF 0xCA
#define TWL4030_PM_RECEIVER_VDD2_STEP 0xCB
#define TWL4030_PM_RECEIVER_VUSB1V5_DEV_GRP 0xCC
#define TWL4030_PM_RECEIVER_VUSB1V5_TYPE 0xCD
#define TWL4030_PM_RECEIVER_VUSB1V5_REMAP 0xCE
#define TWL4030_PM_RECEIVER_VUSB1V8_DEV_GRP 0xCF
#define TWL4030_PM_RECEIVER_VUSB1V8_TYPE 0xD0
#define TWL4030_PM_RECEIVER_VUSB1V8_REMAP 0xD1
#define TWL4030_PM_RECEIVER_VUSB3V1_DEV_GRP 0xD2
#define TWL4030_PM_RECEIVER_VUSB3V1_TYPE 0xD3
#define TWL4030_PM_RECEIVER_VUSB3V1_REMAP 0xD4
#define TWL4030_PM_RECEIVER_VUSBCP_DEV_GRP 0xD5
#define TWL4030_PM_RECEIVER_VUSBCP_TYPE 0xD6
#define TWL4030_PM_RECEIVER_VUSBCP_REMAP 0xD7
#define TWL4030_PM_RECEIVER_VUSB_DEDICATED1 0xD8
#define TWL4030_PM_RECEIVER_VUSB_DEDICATED2 0xD9
#define TWL4030_PM_RECEIVER_REGEN_DEV_GRP 0xDA
#define TWL4030_PM_RECEIVER_REGEN_TYPE 0xDB
#define TWL4030_PM_RECEIVER_REGEN_REMAP 0xDC
#define TWL4030_PM_RECEIVER_NRESPWRON_DEV_GRP 0xDD
#define TWL4030_PM_RECEIVER_NRESPWRON_TYPE 0xDE
#define TWL4030_PM_RECEIVER_NRESPWRON_REMAP 0xDF
#define TWL4030_PM_RECEIVER_CLKEN_DEV_GRP 0xE0
#define TWL4030_PM_RECEIVER_CLKEN_TYPE 0xE1
#define TWL4030_PM_RECEIVER_CLKEN_REMAP 0xE2
#define TWL4030_PM_RECEIVER_SYSEN_DEV_GRP 0xE3
#define TWL4030_PM_RECEIVER_SYSEN_TYPE 0xE4
#define TWL4030_PM_RECEIVER_SYSEN_REMAP 0xE5
#define TWL4030_PM_RECEIVER_HFCLKOUT_DEV_GRP 0xE6
#define TWL4030_PM_RECEIVER_HFCLKOUT_TYPE 0xE7
#define TWL4030_PM_RECEIVER_HFCLKOUT_REMAP 0xE8
#define TWL4030_PM_RECEIVER_32KCLKOUT_DEV_GRP 0xE9
#define TWL4030_PM_RECEIVER_32KCLKOUT_TYPE 0xEA
#define TWL4030_PM_RECEIVER_32KCLKOUT_REMAP 0xEB
#define TWL4030_PM_RECEIVER_TRITON_RESET_DEV_GRP 0xEC
#define TWL4030_PM_RECEIVER_TRITON_RESET_TYPE 0xED
#define TWL4030_PM_RECEIVER_TRITON_RESET_REMAP 0xEE
#define TWL4030_PM_RECEIVER_MAINREF_DEV_GRP 0xEF
#define TWL4030_PM_RECEIVER_MAINREF_TYPE 0xF0
#define TWL4030_PM_RECEIVER_MAINREF_REMAP 0xF1
/* Voltage Selection in PM Receiver Module */
#define TWL4030_PM_RECEIVER_VAUX2_VSEL_18 0x05
#define TWL4030_PM_RECEIVER_VAUX2_VSEL_28 0x09
#define TWL4030_PM_RECEIVER_VAUX3_VSEL_18 0x01
#define TWL4030_PM_RECEIVER_VAUX3_VSEL_28 0x03
#define TWL4030_PM_RECEIVER_VPLL2_VSEL_18 0x05
#define TWL4030_PM_RECEIVER_VDAC_VSEL_18 0x03
#define TWL4030_PM_RECEIVER_VMMC1_VSEL_30 0x02
#define TWL4030_PM_RECEIVER_VMMC1_VSEL_32 0x03
#define TWL4030_PM_RECEIVER_VMMC2_VSEL_30 0x0B
#define TWL4030_PM_RECEIVER_VMMC2_VSEL_32 0x0C
#define TWL4030_PM_RECEIVER_VSIM_VSEL_18 0x03
/* Device Selection in PM Receiver Module */
#define TWL4030_PM_RECEIVER_DEV_GRP_P1 0x20
#define TWL4030_PM_RECEIVER_DEV_GRP_ALL 0xE0
/* LED */
#define TWL4030_LED_LEDEN 0xEE
#define TWL4030_LED_LEDEN_LEDAON (1 << 0)
#define TWL4030_LED_LEDEN_LEDBON (1 << 1)
#define TWL4030_LED_LEDEN_LEDAPWM (1 << 4)
#define TWL4030_LED_LEDEN_LEDBPWM (1 << 5)
/* Keypad */
#define TWL4030_KEYPAD_KEYP_CTRL_REG 0xD2
#define TWL4030_KEYPAD_KEY_DEB_REG 0xD3
#define TWL4030_KEYPAD_LONG_KEY_REG1 0xD4
#define TWL4030_KEYPAD_LK_PTV_REG 0xD5
#define TWL4030_KEYPAD_TIME_OUT_REG1 0xD6
#define TWL4030_KEYPAD_TIME_OUT_REG2 0xD7
#define TWL4030_KEYPAD_KBC_REG 0xD8
#define TWL4030_KEYPAD_KBR_REG 0xD9
#define TWL4030_KEYPAD_KEYP_SMS 0xDA
#define TWL4030_KEYPAD_FULL_CODE_7_0 0xDB
#define TWL4030_KEYPAD_FULL_CODE_15_8 0xDC
#define TWL4030_KEYPAD_FULL_CODE_23_16 0xDD
#define TWL4030_KEYPAD_FULL_CODE_31_24 0xDE
#define TWL4030_KEYPAD_FULL_CODE_39_32 0xDF
#define TWL4030_KEYPAD_FULL_CODE_47_40 0xE0
#define TWL4030_KEYPAD_FULL_CODE_55_48 0xE1
#define TWL4030_KEYPAD_FULL_CODE_63_56 0xE2
#define TWL4030_KEYPAD_KEYP_ISR1 0xE3
#define TWL4030_KEYPAD_KEYP_IMR1 0xE4
#define TWL4030_KEYPAD_KEYP_ISR2 0xE5
#define TWL4030_KEYPAD_KEYP_IMR2 0xE6
#define TWL4030_KEYPAD_KEYP_SIR 0xE7
#define TWL4030_KEYPAD_KEYP_EDR 0xE8
#define TWL4030_KEYPAD_KEYP_SIH_CTRL 0xE9
#define TWL4030_KEYPAD_CTRL_KBD_ON (1 << 6)
#define TWL4030_KEYPAD_CTRL_RP_EN (1 << 5)
#define TWL4030_KEYPAD_CTRL_TOLE_EN (1 << 4)
#define TWL4030_KEYPAD_CTRL_TOE_EN (1 << 3)
#define TWL4030_KEYPAD_CTRL_LK_EN (1 << 2)
#define TWL4030_KEYPAD_CTRL_SOFTMODEN (1 << 1)
#define TWL4030_KEYPAD_CTRL_SOFT_NRST (1 << 0)
/* USB */
#define TWL4030_USB_VENDOR_ID_LO 0x00
#define TWL4030_USB_VENDOR_ID_HI 0x01
#define TWL4030_USB_PRODUCT_ID_LO 0x02
#define TWL4030_USB_PRODUCT_ID_HI 0x03
#define TWL4030_USB_FUNC_CTRL 0x04
#define TWL4030_USB_FUNC_CTRL_SET 0x05
#define TWL4030_USB_FUNC_CTRL_CLR 0x06
#define TWL4030_USB_IFC_CTRL 0x07
#define TWL4030_USB_IFC_CTRL_SET 0x08
#define TWL4030_USB_IFC_CTRL_CLR 0x09
#define TWL4030_USB_OTG_CTRL 0x0A
#define TWL4030_USB_OTG_CTRL_SET 0x0B
#define TWL4030_USB_OTG_CTRL_CLR 0x0C
#define TWL4030_USB_USB_INT_EN_RISE 0x0D
#define TWL4030_USB_USB_INT_EN_RISE_SET 0x0E
#define TWL4030_USB_USB_INT_EN_RISE_CLR 0x0F
#define TWL4030_USB_USB_INT_EN_FALL 0x10
#define TWL4030_USB_USB_INT_EN_FALL_SET 0x11
#define TWL4030_USB_USB_INT_EN_FALL_CLR 0x12
#define TWL4030_USB_USB_INT_STS 0x13
#define TWL4030_USB_USB_INT_LATCH 0x14
#define TWL4030_USB_DEBUG 0x15
#define TWL4030_USB_SCRATCH_REG 0x16
#define TWL4030_USB_SCRATCH_REG_SET 0x17
#define TWL4030_USB_SCRATCH_REG_CLR 0x18
#define TWL4030_USB_CARKIT_CTRL 0x19
#define TWL4030_USB_CARKIT_CTRL_SET 0x1A
#define TWL4030_USB_CARKIT_CTRL_CLR 0x1B
#define TWL4030_USB_CARKIT_INT_DELAY 0x1C
#define TWL4030_USB_CARKIT_INT_EN 0x1D
#define TWL4030_USB_CARKIT_INT_EN_SET 0x1E
#define TWL4030_USB_CARKIT_INT_EN_CLR 0x1F
#define TWL4030_USB_CARKIT_INT_STS 0x20
#define TWL4030_USB_CARKIT_INT_LATCH 0x21
#define TWL4030_USB_CARKIT_PLS_CTRL 0x22
#define TWL4030_USB_CARKIT_PLS_CTRL_SET 0x23
#define TWL4030_USB_CARKIT_PLS_CTRL_CLR 0x24
#define TWL4030_USB_TRANS_POS_WIDTH 0x25
#define TWL4030_USB_TRANS_NEG_WIDTH 0x26
#define TWL4030_USB_RCV_PLTY_RECOVERY 0x27
#define TWL4030_USB_MCPC_CTRL 0x30
#define TWL4030_USB_MCPC_CTRL_SET 0x31
#define TWL4030_USB_MCPC_CTRL_CLR 0x32
#define TWL4030_USB_MCPC_IO_CTRL 0x33
#define TWL4030_USB_MCPC_IO_CTRL_SET 0x34
#define TWL4030_USB_MCPC_IO_CTRL_CLR 0x35
#define TWL4030_USB_MCPC_CTRL2 0x36
#define TWL4030_USB_MCPC_CTRL2_SET 0x37
#define TWL4030_USB_MCPC_CTRL2_CLR 0x38
#define TWL4030_USB_OTHER_FUNC_CTRL 0x80
#define TWL4030_USB_OTHER_FUNC_CTRL_SET 0x81
#define TWL4030_USB_OTHER_FUNC_CTRL_CLR 0x82
#define TWL4030_USB_OTHER_IFC_CTRL 0x83
#define TWL4030_USB_OTHER_IFC_CTRL_SET 0x84
#define TWL4030_USB_OTHER_IFC_CTRL_CLR 0x85
#define TWL4030_USB_OTHER_INT_EN_RISE_SET 0x87
#define TWL4030_USB_OTHER_INT_EN_RISE_CLR 0x88
#define TWL4030_USB_OTHER_INT_EN_FALL 0x89
#define TWL4030_USB_OTHER_INT_EN_FALL_SET 0x8A
#define TWL4030_USB_OTHER_INT_EN_FALL_CLR 0x8B
#define TWL4030_USB_OTHER_INT_STS 0x8C
#define TWL4030_USB_OTHER_INT_LATCH 0x8D
#define TWL4030_USB_ID_STATUS 0x96
#define TWL4030_USB_CARKIT_SM_1_INT_EN 0x97
#define TWL4030_USB_CARKIT_SM_1_INT_EN_SET 0x98
#define TWL4030_USB_CARKIT_SM_1_INT_EN_CLR 0x99
#define TWL4030_USB_CARKIT_SM_1_INT_STS 0x9A
#define TWL4030_USB_CARKIT_SM_1_INT_LATCH 0x9B
#define TWL4030_USB_CARKIT_SM_2_INT_EN 0x9C
#define TWL4030_USB_CARKIT_SM_2_INT_EN_SET 0x9D
#define TWL4030_USB_CARKIT_SM_2_INT_EN_CLR 0x9E
#define TWL4030_USB_CARKIT_SM_2_INT_STS 0x9F
#define TWL4030_USB_CARKIT_SM_2_INT_LATCH 0xA0
#define TWL4030_USB_CARKIT_SM_CTRL 0xA1
#define TWL4030_USB_CARKIT_SM_CTRL_SET 0xA2
#define TWL4030_USB_CARKIT_SM_CTRL_CLR 0xA3
#define TWL4030_USB_CARKIT_SM_CMD 0xA4
#define TWL4030_USB_CARKIT_SM_CMD_SET 0xA5
#define TWL4030_USB_CARKIT_SM_CMD_CLR 0xA6
#define TWL4030_USB_CARKIT_SM_CMD_STS 0xA7
#define TWL4030_USB_CARKIT_SM_STATUS 0xA8
#define TWL4030_USB_CARKIT_SM_ERR_STATUS 0xAA
#define TWL4030_USB_CARKIT_SM_CTRL_STATE 0xAB
#define TWL4030_USB_POWER_CTRL 0xAC
#define TWL4030_USB_POWER_CTRL_SET 0xAD
#define TWL4030_USB_POWER_CTRL_CLR 0xAE
#define TWL4030_USB_OTHER_IFC_CTRL2 0xAF
#define TWL4030_USB_OTHER_IFC_CTRL2_SET 0xB0
#define TWL4030_USB_OTHER_IFC_CTRL2_CLR 0xB1
#define TWL4030_USB_REG_CTRL_EN 0xB2
#define TWL4030_USB_REG_CTRL_EN_SET 0xB3
#define TWL4030_USB_REG_CTRL_EN_CLR 0xB4
#define TWL4030_USB_REG_CTRL_ERROR 0xB5
#define TWL4030_USB_OTHER_FUNC_CTRL2 0xB8
#define TWL4030_USB_OTHER_FUNC_CTRL2_SET 0xB9
#define TWL4030_USB_OTHER_FUNC_CTRL2_CLR 0xBA
#define TWL4030_USB_CARKIT_ANA_CTRL 0xBB
#define TWL4030_USB_CARKIT_ANA_CTRL_SET 0xBC
#define TWL4030_USB_CARKIT_ANA_CTRL_CLR 0xBD
#define TWL4030_USB_VBUS_DEBOUNCE 0xC0
#define TWL4030_USB_ID_DEBOUNCE 0xC1
#define TWL4030_USB_TPH_DP_CON_MIN 0xC2
#define TWL4030_USB_TPH_DP_CON_MAX 0xC3
#define TWL4030_USB_TCR_DP_CON_MIN 0xC4
#define TWL4030_USB_TCR_DP_CON_MAX 0xC5
#define TWL4030_USB_TPH_DP_PD_SHORT 0xC6
#define TWL4030_USB_TPH_CMD_DLY 0xC7
#define TWL4030_USB_TPH_DET_RST 0xC8
#define TWL4030_USB_TPH_AUD_BIAS 0xC9
#define TWL4030_USB_TCR_UART_DET_MIN 0xCA
#define TWL4030_USB_TCR_UART_DET_MAX 0xCB
#define TWL4030_USB_TPH_ID_INT_PW 0xCD
#define TWL4030_USB_TACC_ID_INT_WAIT 0xCE
#define TWL4030_USB_TACC_ID_INT_PW 0xCF
#define TWL4030_USB_TPH_CMD_WAIT 0xD0
#define TWL4030_USB_TPH_ACK_WAIT 0xD1
#define TWL4030_USB_TPH_DP_DISC_DET 0xD2
#define TWL4030_USB_VBAT_TIMER 0xD3
#define TWL4030_USB_CARKIT_4W_DEBUG 0xE0
#define TWL4030_USB_CARKIT_5W_DEBUG 0xE1
#define TWL4030_USB_PHY_PWR_CTRL 0xFD
#define TWL4030_USB_PHY_CLK_CTRL 0xFE
#define TWL4030_USB_PHY_CLK_CTRL_STS 0xFF
/* GPIO */
#define TWL4030_GPIO_GPIODATAIN1 0x00
#define TWL4030_GPIO_GPIODATAIN2 0x01
#define TWL4030_GPIO_GPIODATAIN3 0x02
#define TWL4030_GPIO_GPIODATADIR1 0x03
#define TWL4030_GPIO_GPIODATADIR2 0x04
#define TWL4030_GPIO_GPIODATADIR3 0x05
#define TWL4030_GPIO_GPIODATAOUT1 0x06
#define TWL4030_GPIO_GPIODATAOUT2 0x07
#define TWL4030_GPIO_GPIODATAOUT3 0x08
#define TWL4030_GPIO_CLEARGPIODATAOUT1 0x09
#define TWL4030_GPIO_CLEARGPIODATAOUT2 0x0A
#define TWL4030_GPIO_CLEARGPIODATAOUT3 0x0B
#define TWL4030_GPIO_SETGPIODATAOUT1 0x0C
#define TWL4030_GPIO_SETGPIODATAOUT2 0x0D
#define TWL4030_GPIO_SETGPIODATAOUT3 0x0E
#define TWL4030_GPIO_GPIO_DEBEN1 0x0F
#define TWL4030_GPIO_GPIO_DEBEN2 0x10
#define TWL4030_GPIO_GPIO_DEBEN3 0x11
#define TWL4030_GPIO_GPIO_CTRL 0x12
#define TWL4030_GPIO_GPIOPUPDCTR1 0x13
#define TWL4030_GPIO_GPIOPUPDCTR2 0x14
#define TWL4030_GPIO_GPIOPUPDCTR3 0x15
#define TWL4030_GPIO_GPIOPUPDCTR4 0x16
#define TWL4030_GPIO_GPIOPUPDCTR5 0x17
#define TWL4030_GPIO_GPIO_ISR1A 0x19
#define TWL4030_GPIO_GPIO_ISR2A 0x1A
#define TWL4030_GPIO_GPIO_ISR3A 0x1B
#define TWL4030_GPIO_GPIO_IMR1A 0x1C
#define TWL4030_GPIO_GPIO_IMR2A 0x1D
#define TWL4030_GPIO_GPIO_IMR3A 0x1E
#define TWL4030_GPIO_GPIO_ISR1B 0x1F
#define TWL4030_GPIO_GPIO_ISR2B 0x20
#define TWL4030_GPIO_GPIO_ISR3B 0x21
#define TWL4030_GPIO_GPIO_IMR1B 0x22
#define TWL4030_GPIO_GPIO_IMR2B 0x23
#define TWL4030_GPIO_GPIO_IMR3B 0x24
#define TWL4030_GPIO_GPIO_EDR1 0x28
#define TWL4030_GPIO_GPIO_EDR2 0x29
#define TWL4030_GPIO_GPIO_EDR3 0x2A
#define TWL4030_GPIO_GPIO_EDR4 0x2B
#define TWL4030_GPIO_GPIO_EDR5 0x2C
#define TWL4030_GPIO_GPIO_SIH_CTRL 0x2D
/*
* Convience functions to read and write from TWL4030
*
* chip_no is the i2c address, it must be one of the chip addresses
* defined at the top of this file with the prefix TWL4030_CHIP_
* examples are TWL4030_CHIP_PM_RECEIVER and TWL4030_CHIP_KEYPAD
*
* val is the data either written to or read from the twl4030
*
* reg is the register to act on, it must be one of the defines
* above and with the format TWL4030_<chip suffix>_<register name>
* examples are TWL4030_PM_RECEIVER_VMMC1_DEV_GRP and
* TWL4030_LED_LEDEN.
*/
static inline int twl4030_i2c_write_u8(u8 chip_no, u8 reg, u8 val)
{
return i2c_write(chip_no, reg, 1, &val, 1);
}
static inline int twl4030_i2c_read_u8(u8 chip_no, u8 reg, u8 *val)
{
return i2c_read(chip_no, reg, 1, val, 1);
}
/*
* Power
*/
/* For hardware resetting */
void twl4030_power_reset_init(void);
/* For power off */
void twl4030_power_off(void);
/* For setting device group and voltage */
void twl4030_pmrecv_vsel_cfg(u8 vsel_reg, u8 vsel_val,
u8 dev_grp, u8 dev_grp_sel);
/* For initializing power device */
void twl4030_power_init(void);
/* For initializing mmc power */
void twl4030_power_mmc_init(int dev_index);
/*
* Input
*/
int twl4030_input_power_button(void);
int twl4030_input_charger(void);
int twl4030_input_usb(void);
/*
* LED
*/
void twl4030_led_init(unsigned char ledon_mask);
/*
* USB
*/
int twl4030_usb_ulpi_init(void);
#endif /* TWL4030_H */
|